INA350 Cost and Size Optimized, Low Power, 1.7-V to 5.5-V Selectable Gain Instrumentation Amplifier

1 Features

- Ideal for size, cost, and power conscious designs
- Selectable gain options of 10, 20, 30, and 50
- Space saving ultra-small package options
  - 10-pin X2QFN (RUG) – 3 mm^2
  - 8-pin WSON (DSG) – 4 mm^2
  - 8-pin SOT23-THN (DDF) – 4.64 mm^2
- Optimized performance for 10-bit to 14-bit systems
  - CMRR: 85 dB (minimum) across all gains
  - Gain error:
    - 0.25% (maximum) for G = 10, 20
    - 0.50% (maximum) for G = 30, 50
  - Low offset voltage: 0.2 mV (typical), 1 mV (maximum)
- Bandwidth: 100 kHz (G = 10), 25 kHz (G = 50)
- Drives 100 pF with 45° of phase margin
- Shutdown option for power conscious applications
- Supply range: 1.7 V (±0.85 V) to 5.5 V (±2.75 V)
- Specified temperature range: –40°C to 125°C

2 Applications

- Bridge network sensing
- Differential to single-ended conversion
- Weigh scale
- Analog input module
- Flow transmitter
- Wearable fitness and activity monitor
- Blood glucose monitor
- Pressure and temperature sensing

3 Description

INA350 is a selectable gain instrumentation amplifier that offers four gain options across INA350ABS and INA350CDS variants, which are available in smaller packages. INA350ABS has gain options of 10 or 20 and INA350CDS has gain options of 30 or 50. These gain options can be selected by toggling the gain select (GS) pin. This INA is ideal for bridge-type sensing and for differential to single-ended conversion applications.

Built with precision matched integrated resistors, INA350 saves on BOM costs, pick-and-place machine handling costs, and board space by removing the need for precise or closely-matched external resistors. The device can be directly interfaced to low speed, 10-bit to 14-bit analog-to-digital converters (ADC) and is ideal for replacing discrete implementation of instrumentation amplifiers built using commodity amplifiers and discrete resistors.

Designed with the three-amplifier architecture, INA350 is optimized for delivering performance. It achieves 85 dB of minimum CMRR and 0.5% of maximum gain error along with 1 mV of maximum offset across all gain options while consuming just 130 µA of maximum quiescent current. It has an integrated shutdown option to turn off the amplifier when idle for additional power savings in battery powered applications.

Device Information

PART NUMBER	PACKAGE(1)	BODY SIZE (NOM)
INA350ABS, INA350CDS	WSON (8)	2.00 mm × 2.00 mm
	SOT-23 (8)	1.60 mm × 2.90 mm
	X2QFN (10)	1.50 mm × 2.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.



Simplified Internal Schematic

ADVANCE INFORMATION

ADVANCE INFORMATION

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2021	*	Initial Release

5 Pin Configuration and Functions



Figure 5-1. INA350ABS, INA350CDS DDF Package 8-Pin SOT-23 (Top View)



Figure 5-2. INA350ABS, INA350CDS DSG Package 8-Pin WSON With Exposed Thermal Pad (Top View)

Table 5-1. Pin Functions: DDF, DSG Package

PIN		I/O	DESCRIPTION
NAME	NO.		
–IN	2	I	Negative (inverting) input
+IN	3	O	Positive (non-inverting) input
OUT	6	—	Output
REF	5	—	Reference input. This pin must be driven by a low impedance source.
GS	1	I	Gain select – Logic low (G = 10 for INA350ABS and G = 30 for INA350CDS) Gain select – Logic high (G = 20 for INA350ABS and G = 50 for INA350CDS) Gain select – No connect (G = 20 for INA350ABS and G = 50 for INA350CDS)
$\overline{\text{SHDN}}$	8	I	Shutdown – Logic high (Device enabled) Shutdown – Logic low (Device disabled) Shutdown – No connect (Device enabled)
–VS	4	—	Negative supply
+VS	7	—	Positive supply

ADVANCE INFORMATION



Figure 5-3. INA350ABS, INA350CDS RUG Package
10-Pin X2QFN
(Top View)

Table 5-2. Pin Functions: RUG Package

PIN		I/O	DESCRIPTION
NAME	NO.		
–IN	2	I	Negative (inverting) input
+IN	3	O	Positive (noninverting) input
OUT	7	—	Output
REF	6	—	Reference input. This pin must be driven by a low impedance source.
GS	1	I	Gain select – Logic low (G = 10 for INA350ABS and G = 30 for INA350CDS) Gain select – Logic high (G = 20 for INA350ABS and G = 50 for INA350CDS) Gain select – No connect (G = 20 for INA350ABS and G = 50 for INA350CDS)
$\overline{\text{SHDN}}$	9	I	Shutdown – Logic high (Device enabled) Shutdown – Logic low (Device disabled) Shutdown – No connect (Device enabled)
–VS	4	—	Negative supply
+VS	8	—	Positive supply
NC	5, 10	—	No Connect

ADVANCE INFORMATION

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V_S = (V+) – (V–)		0	6	V
Signal input pins	Common mode voltage(2)	(V–) – 0.5	(V+) + 0.5	V
	Differential voltage(3)		V_S + 0.2	V
	Current(2)	–10	10	mA
Output short-circuit(4)		Continuous		
Operating Temperature, T_A		–55	150	°C
Junction Temperature, T_J			150	
Storage Temperature, T_{stg}		–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less
(3) Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.
(4) Short-circuit to V_S / 2.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage V_S = (V+) – (V–)	Single-supply	1.7	5.5	V
	Dual-supply	±0.85	±2.75	
Input Voltage Range		(V–)	(V+)	V
Specified temperature	Specified temperature	–40	125	°C

6.4 Thermal Information

THERMAL METRIC(1)		INA350ABS, INA350CDS			UNIT
		DDF (SOT-23-THN)	DSG (WSON)	RUG (X2QFN)	
		8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	TBD	102.3	TBD	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	TBD	120	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	68.2	TBD	°C/W
ψ_{JT}	Junction-to-top characterization parameter	TBD	15.1	TBD	°C/W
ψ_{JB}	Junction-to-board characterization parameter	TBD	68.2	TBD	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	TBD	43.6	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

ADVANCE INFORMATION

ADVANCE INFORMATION

6.5 Electrical Characteristics

For V_S = (V+) – (V–) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V) at T_A = 25°C, V_{REF} = V_S/2, G = 10, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT							
V_{OSI}	Offset Voltage, RTI(1)	G = 10, 20, 30, 50	T_A = 25°C		0.2	1	mV
V_{OSI}	Offset Voltage over T, RTI(1)	G = 10, 20, 30, 50	T_A = –40°C to 125°C			1.2	mV
V_{OSI}	Offset temp drift, RTI(2)	G = 10, 20, 30, 50	T_A = –40°C to 125°C		1	5	µV/°C
PSRR	Power-supply rejection ratio	G = 10, 20, 30, 50	T_A = 25°C		20	75	µV/V
Z_{IN-DM}	Differential Impedance				100 || 5		GΩ || pF
Z_{IN-CM}	Common Mode Impedance				100 || 9		GΩ || pF
V_{CM}	Input Stage Common Mode Range(3)			(V–)		(V+)	V
CMRR DC	Common-mode rejection ratio, RTI	G = 10, 20, 30, 50, V_{CM} = (V–) + 0.1 V to (V+) – 0.1 V	V_S = 5.5 V, V_{REF} = V_S/2	66	75		dB
CMRR DC	Common-mode rejection ratio, RTI	G = 10, 20, 30, 50, V_{CM} = (V–) + 0.1 V to (V+) – 1 V	V_S = 5.5 V, V_{REF} = V_S/2	85	95		dB
CMRR DC	Common-mode rejection ratio, RTI	G = 10, 20, 30, 50, V_{CM} = (V–) + 0.1 V to (V+) – 1 V	V_S = 3.3 V, V_{REF} = V_S/2	82	94		dB
BIAS CURRENT							
I_B	Input bias current(4)	V_{CM} = V_S / 2			1	30	pA
I_{OS}	Input offset current(4)	V_{CM} = V_S / 2			0.5	15	pA
NOISE VOLTAGE							
e_{NI}	Input stage voltage noise(5)	G = 10, 20, 30, 50	f = 1 kHz		43		nV/√Hz
e_{NI}	Input stage voltage noise(5)	G = 10, 20, 30, 50	f = 10 kHz		41		nV/√Hz
e_{NI}	Input stage voltage noise(5)	G = 10, f_B = 0.1 Hz to 10 Hz			4		$µV_{PP}$
I_n	Noise current	f = 1 kHz	f = 1 kHz		22		fA/√Hz
GAIN							
GE	Gain error	G = 10, VREF = V_S/2	V_O = V(–) + 0.1 V to V(+) – 0.1V		±0.010%	±0.25%	
		G = 20, VREF = V_S/2			±0.015%	±0.25%	
		G = 30, VREF = V_S/2			±0.020%	±0.50%	
		G = 50, VREF = V_S/2			±0.025%	±0.50%	
	Gain vs temperature	G = 10	T_A = –40°C to 125°C			±10	ppm/°C
		G = 20				±10	ppm/°C
		G = 30				±15	ppm/°C
		G = 50				±15	ppm/°C
OUTPUT							
V_{OH}	Positive rail headroom	R_L = 10 kΩ to V_S/2			25	65	mV
V_{OL}	Negative rail headroom	R_L = 10 kΩ to V_S/2			25	65	mV
C_L Drive	Load capacitance stability	Phase Margin = 45 Degrees			100		pF
Z_O	Closed-loop output impedance	f = 10 kHz			100		Ω
I_{SC}	Short-circuit current	V_S = 5.5 V			±20		mA
FREQUENCY RESPONSE							
BW	Bandwidth, –3 dB	G = 10			100		kHz
		G = 20			60		kHz
		G = 30			40		
		G = 50			25		

6.5 Electrical Characteristics (continued)

For V_S = (V+) – (V–) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V) at T_A = 25°C, V_{REF} = V_S/2, G = 10, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Slew rate	V_S = 5 V, V_O = 2 V step, G = 10, 20, 30, 50			0.1		V/µs
t_S	Settling time	G = 10, To 0.1%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			27		µs
		G = 10, To 0.01%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			48		
		G = 20, To 0.1%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			30		
		G = 20, To 0.01%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			38		
		G = 30, To 0.1%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			40		
		G = 30, To 0.01%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			57		
		G = 50, To 0.1%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			53		
		G = 50, To 0.01%, V_S = 5.5 V, V_{STEP} = 2 V, C_L = 10 pF			60		
	Overload recovery	V_{IN} = 1V, G = 10			20		µs
REFERENCE INPUT							
R_{IN}	Input impedance				60		kΩ
	Voltage range			(V–)		(V+)	V
	Gain to output				1		V/V
	Reference gain error				±0.010%		
POWER SUPPLY							
V_S	Power-supply voltage	Single-supply		1.7		5.5	V
V_S	Power-supply voltage	Dual-supply		±0.85		±2.75	V
I_Q	Quiescent current	V_{IN} = 0 V			100	130	µA
		vs temperature, T_A = –40°C to 125°C				140	
I_{QSD}	Quiescent current per amplifier	All amplifiers disabled, $\overline{SHDN}$ = V–	All amplifiers disabled, $\overline{SHDN}$ = V–		0.25	1	µA
V_{IH}	Logic high threshold voltage (Gain Select)	G = 20 for INA350ABS, G = 50 for INA350CDS		(V–) + 1 V			V
V_{IL}	Logic low threshold voltage (Gain Select)	G = 10 for INA350ABS, G = 30 for INA350CDS				(V–) + 0.2 V	V
V_{IH}	Logic high threshold voltage (amplifier enabled)			(V–) + 1 V			V
V_{IL}	Logic low threshold voltage (amplifier disabled)					(V–) + 0.2 V	V
t_{ON}	Amplifier enable time (full shutdown) (6)	G = +1, V_{CM} = V_S / 2, V_O = 0.9 × V_S / 2, R_L connected to V–	G = +1, V_{CM} = V_S / 2, V_O = 0.9 × V_S / 2, R_L connected to V–		100		µs
t_{OFF}	Amplifier disable time (6)	G = +1, V_{CM} = V_S / 2, V_O = 0.1 × V_S / 2, R_L connected to V–	G = +1, V_{CM} = V_S / 2, V_O = 0.1 × V_S / 2, R_L connected to V–		6		µs
	$\overline{SHDN}$ pin input bias current (per pin)	(V+) ≥ $\overline{SHDN}$ ≥ (V–) + 1 V	(V+) ≥ $\overline{SHDN}$ ≥ (V–) + 1 V		25		nA
	$\overline{SHDN}$ pin input bias current (per pin)	(V–) ≤ $\overline{SHDN}$ ≤ (V–) + 0.2 V	(V–) ≤ $\overline{SHDN}$ ≤ (V–) + 0.2 V		250		nA

(1) Total offset, referred-to-input (RTI): V_{OS} = (V_{OSI}) + (V_{OSO} / G).
(2) Offset drifts are uncorrelated. Input-referred offset drift is calculated using: $\Delta V_{OS(RTI)} = \sqrt{[\Delta V_{OSI}^2 + (\Delta V_{OSO} / G)^2]}$
(3) Input common mode voltage range of the just the input stage of the instrumentation amplifier. The entire INA350x input range depends on the combination input common-mode voltage, differential voltage, gain, reference voltage and power supply voltage. *Typical Characteristic* curves will be added with more information.
(4) Specified by characterization.
(5) Total RTI voltage noise is equal to: $e_{N(RTI)} = \sqrt{[e_{NI}^2 + (e_{NO} / G)^2]}$

ADVANCE INFORMATION

(6) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the $\overline{SHDN}$ pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

7 Detailed Description

7.1 Overview

INA350 is a selectable gain instrumentation amplifier mainly targeted to provide an integrated small size, cost effective solution for applications employing general purpose INAs or discrete implementation of INAs using commodity amplifiers and resistors. It incorporates a three op amp INA architecture integrating three operational amplifiers and seven precision matched integrated resistors. It is mainly targeted for use in 10-bit to 14-bit systems, but calibrating offset and gain error at a system level can further improve system resolution and accuracy enabling use in precision applications.

One of the key features of INA350 is that it does not need any external resistors to set the gain. Often these external resistors warrant tighter tolerance and need to be routed carefully which adds to the system complexity and cost. INA350 is offered in four gain options across two variants. INA350ABS has two gain options of 10 and 20 and INA350CDS has two other gain options of 30 and 50. Gains can be selected by connecting the Gain Select (GS) pin to logic high, logic low. Note that the GS pin can be left floating as well, as it is designed with an internal pull up to default to the same configuration as GS tied logic high.

The INA350 is developed for industrial applications in factory automation and appliances sector where pressure sensing and temperature sensing are done using bridge-type sensor networks and load cells. It can also be used in tight spaces in medical applications such as patient monitoring, sleep diagnostics, electronic hospital beds, blood glucose monitoring, and so forth for voltage sensing and differential to single-ended conversion. INA350 can enable these applications to reduce their overall size through the use of tiny packages, including a 2-mm × 1.5-mm X2QFN package and a 2-mm × 2-mm WSON package.

7.2 Functional Block Diagram



ADVANCE INFORMATION

7.3 Feature Description

7.3.1 Gain-Setting

The gain equation of INA350ABS can be given by Equation 1:

$$G = 1 + \frac{180\ k\Omega}{R_G} \quad (1)$$

The value of the internal gain resistor R_G for INA350ABS can then be derived from the gain equation:

$$R_G = \frac{180\ k\Omega}{G - 1} \quad (2)$$

Similarly The gain equation of INA350CDS can be given by Equation 1:

$$G = 1 + \frac{290\ k\Omega}{R_G} \quad (3)$$

The value of the internal gain resistor R_G for INA350CDS can then be derived from the gain equation:

$$R_G = \frac{290\ k\Omega}{G - 1} \quad (4)$$

Gain selection table below outlines how to choose different gain options across INA350ABS and INA350CDS. The 60-kΩ, 90-kΩ and 145-kΩ resistors mentioned are all typical values of the on-chip resistors.

Table 7-1. Gain Selection Table

DEVICE	GAIN SELECT (GS)	SELECTED GAIN
INA350ABS	High or No Connect	20
	Low	10
INA350CDS	High or No Connect	50
	Low	30

7.3.1.1 Gain Error and Drift

Gain error in INA350 is limited by the mismatch of the integrated precision resistors and it is specified based on characterisation results. Gain error of maximum 0.25% can be expected for the gains of 10 and 20 and 0.5% for the gains of 30 and 50. Gain drift in INA350 is limited by the slight mismatch of the temperature coefficient of the integrated resistors. Since these integrated resistors are precision matched with low temperature coefficient resistors to begin with, the overall gain drift would be much better in comparison to discrete implementation of the instrumentation amplifiers built using external resistors.

7.3.2 Input Common-Mode Voltage Range

INA350 has two gain stages, the first stage has a common mode gain of 1 and a differential gain set by Gain Select pin. The second stage is configured in a diiference amplifier configuration with differential gain of 1 and ideally rejects all of the input common mode completely. The second stage also provides a gain of 1 from REF pin to set the output common mode voltage.

The linear input voltage range of the INA350, even for a rail to rail first stage is dicatated by the signal swing at output of the first stage as well as the input common mode voltage range, output swing of the second stage. It is imperative that the INA350 stays linear for a particular combination of gain, reference and input common mode voltage for a chosen input differential. Input common mode voltage (V_{CM}) vs Output voltage graphs (V_{OUT}) will be added in this section for a particular reference voltage and gain configuration to outline the linear performance region of INA350. A good common-mode rejection can be expected when operating with in the limits of the V_{CM} vs V_{OUT} graph. Note, that the INA350's linear input voltage cannot be close to or extend beyond the supply rails as the output of the first stage will be driven into saturation.

The common-mode range for the most common operating conditions will be outlined here. The common-mode range for other operating conditions is best calculated using the Analog Engineers Calculator.

7.4 Device Functional Modes

The INA350 has a shutdown or disable mode to enable power savings in battery powered applications. The shutdown mode has a maximum quiescent current of just under 1 µA, which is more than 100 times lower from the quiescent current when the amplifier is powered-on or enabled.

INA350 enters disable mode when the $\overline{\text{SHDN}}$ pin is tied low. INA350 is enabled when the $\overline{\text{SHDN}}$ pin is tied high. A no connection or a floating $\overline{\text{SHDN}}$ pin enables or powers-on the INA as the pin has an internal pull up current to default to the same configuration as $\overline{\text{SHDN}}$ pin tied high.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Reference Pin

The output voltage of the INA350 is developed with respect to the voltage on the reference pin (REF). Often in dual-supply operation, REF pin connects to the low-impedance system ground. In single-supply operation, offsetting the output signal to a precise mid-supply level is useful (for example, 2.5-V in a 5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA350 can drive a single-supply ADC.

The voltage source applied to the reference pin must have a low output impedance. Any resistance at the reference pin (R_{REF}) in is in series with the internal 60-kΩ resistor.

The parasitic resistance at the reference pin (R_{REF}) creates an imbalance in the four resistors of the internal difference amplifier that results in a degraded common-mode rejection ratio (CMRR). For the best performance, keep the source impedance to the REF pin (R_{REF}) less than 5 Ω.

Voltage reference devices are an excellent option for providing a low-impedance voltage source for the reference pin. However, if a resistor voltage divider generates a reference voltage, buffer the divider by an op amp, as shown in Figure 8-1, to avoid CMRR degradation.



Figure 8-1. Use an Op Amp to Buffer Reference Voltages

8.1.2 Input Bias Current Return Path

The input impedance of the INA350 is extremely high, but a path must be provided for the input bias current of both inputs. This input bias current is typically few pico amps but at high temperature this can be easily be few nano amps. High input impedance means that the input bias current changes little with varying input voltage.

For proper operation, input circuitry must provide a path for this input bias current. Figure 8-2 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA350, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path connects to one input (as shown in the thermocouple example in Figure 8-2). With a higher source impedance, use two equal resistors to provide a balanced input, with the possible advantages of a lower input offset voltage as a result of bias current, and better high-frequency common-mode rejection.



Figure 8-2. Providing an Input Common-Mode Current Path

8.2 Typical Applications

8.2.1 Resistive-Bridge Pressure Sensor

The INA350 is an integrated instrumentation amplifier that measures small differential voltages while simultaneously rejecting larger common-mode voltages. The device offers a low power consumption of 100 µA (typ) and has a smaller form factor.

The device is designed for portable applications where sensors measure physical parameters, such as changes in fluid, pressure, temperature, or humidity. An example of a pressure sensor used in the medical sector is in portable infusion pumps or dialysis machines.

The pressure sensor is made of a piezo-resistive element that can be derived as a classical 4-resistor Wheatstone bridge.

Occlusion (infusion of fluids, medication, or nutrients) happens only in one direction, and therefore can only cause the resistive element (R) to expand. This expansion causes a change in voltage on one leg of the Wheatstone bridge, which induces a differential voltage V_{DIFF}.

Figure 8-3 showcases an example circuit for an occlusion pressure sensor application, as required in infusion pumps. When blockage (occlusion) occurs against a set-point value, the tubing depresses, thus causing the piezo-resistive element to expand (Node AD: R + ΔR). The signal chain connected to the bridge downstream processes the pressure change and can trigger an alarm.



Figure 8-3. Resistive-Bridge Pressure Sensor

Low-tolerance bridge resistors must be used to minimize the offset and gain errors.

Given that there is only a positive differential voltage applied, this circuit is laid out in single-ended supply mode. The excitation voltage, V_{EXT}, to the bridge must be precise and stable; otherwise, measurement errors can be introduced.

8.2.1.1 Design Requirements

For this application, the design requirements are as shown in Table 8-1.

Table 8-1. Design Requirements

DESCRIPTION	VALUE
Single supply voltage	V_S = 5 V
Excitation voltage	V_{EXT} = 2.5 V
Occlusion pressure range	P = 1 psi to 10 psi, increments of P = 0.5 psi
Occlusion pressure sensitivity	S = 2 ±0.5 (25%) mV/V/psi
Occlusion pressure impedance (R)	R = 4.99 kΩ ±50 Ω (0.1%)
Total pressure sampling rate	Sr = 20 Hz
Full-scale range of ADC	$V_{ADC(fs)}$ = V_{OUT} = 4.0 V

- Portable application with a single supply voltage of V_S = V_{EXT} = 5 V
- Occlusion pressure range: P = 1 psi to 10 psi, increments of P = 0.5 psi
- Occlusion pressure sensitivity: S = 2 ±0.5 (25%) mV/V/psi
- Occlusion pressure impedance (R) of 5 kΩ ±50 Ω (0.1%)
- Total pressure sampling rate of 20 Hz
- Full-scale range of ADC of V_{OUT} = 4.0 V

8.2.1.2 Detailed Design Procedure

This section provides basic calculations to lay out the instrumentation amplifier with respect to the given design requirements.

One of the key considerations in resistive-bridge sensors is the common-mode voltage, V_{CM}. If the bridge is balanced (no pressure, thus no voltage change), $V_{CM(zero)}$ is half of the bridge excitation (V_{EXT}). In this example $V_{CM\ (zero)}$ is 1.25 V. For the maximum pressure of 10 psi, the bridge common-mode voltage, $V_{CM(MAX)}$, is calculated by:

$$V_{CM(MAX)} = \frac{V_{DIFF}}{2} + V_{CM(zero)} \tag{5}$$

where

- $$V_{DIFF} = S_{MAX} \times V_{EXT} \times P_{MAX} = 2.5\frac{mV}{V \times psi} \times 5\ V \times 10\ psi = 125\ mV \tag{6}$$

Thus, the maximum common-mode voltage applied results in:

$$V_{CM(MAX)} = \frac{125\ mV}{2} + 1.25\ V = 1.375\ V \tag{7}$$

The next step is to calculate the gain required for the given maximum sensor output voltage span, V_{DIFF}, in respect to the required V_{OUT}, which is the full-scale range of the ADC.

The following equation calculates the gain value using the maximum input voltage and the required output voltage:

$$G = \frac{V_{OUT}}{V_{DIFF(MAX)}} = \frac{4.0\ V}{125\ mV} = 32\ V/V \tag{8}$$

Considering, INA350 is a selectable gain INA with gain options of 10, 20, 30, 50, the INA350CDS with GS tied low enables G = 30 which would be the most closest to 32 and can enable maximum output signal swing for the ADC.

Next, make sure that the INA350 can operate within this range by running the values in the Analog Engineer's Calculator. This information will be available at product release.

ADVANCE INFORMATION

Additional series resistors in the Wheatstone bridge string (R8 and R9) may or may not be required. This is decided based on the intended output voltage swing for a particular combination of supply voltage, reference voltage and the selected gain for an input common mode voltage range. The resistors R8 and R9 help adjust the input common-mode voltage range, and thus can help accommodate the intended output voltage swing.

9 Power Supply Recommendations

The nominal performance of the INA350 is specified with a supply voltage of ±2.75 V and midsupply reference voltage. The device also operates using power supplies from ±0.85 V (1.7 V) to ±2.75 V (5.5 V) and non-midsupply reference voltages with excellent performance. Parameters can vary significantly with operating voltage and reference voltage.

10 Layout

10.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use the following PCB layout practices:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals.
- Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Route the input traces as far away from the supply or output traces as possible to reduce parasitic coupling. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible.
- Use short, symmetric, and wide traces to connect the external gain resistor to minimize capacitance mismatch between the RG pins.
- Keep the traces as short as possible.

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

- *SPICE-based analog simulation program — TINA-TI software folder*
- *Analog Engineers Calculator*

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

ADVANCE INFORMATION

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PINA350ABSIDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OUTLINE

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



LAND PATTERN EXAMPLE
SCALE:15X



NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4222047/B 11/2015

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/B 11/2015

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265