


Rad-Hard, quad high speed NAND gate



Features

- 1.8 V to 3.3 V nominal supply
- 3.6 V max. operating
- 48 V AMR
- Very high speed: propagation delay of 3 ns maximum guaranteed
- · Pure CMOS process
- CMOS output
- Ultra low power
- · 300 krad TID targeted
- 125 MeV.cm²/mg SEL free
- 62.5 MeV.cm²/mg SET free

Applications

- · Oscillators in space applications
- FPGA
- Microcontrollers

Description

The RHFAHC00 device is a very high speed pure CMOS quad 2-input NAND gate, designed for radiation hardness and characterized in total ionization dose (TID) and single event effect (SEE).

It is available in die-form and in hermetic ceramic Flat 14-lead screened as per MIL-PRF-38535 to comply with the needs of space applications. It can work from -55 $^{\circ}$ C to +125 $^{\circ}$ C ambient temperature.

Product status link


RHFAHC00



1 Pin description

1.1 Pin description

Figure 1. Pin description



Note: Pin 7 (GND) is electrically connected to the metallic lid.

Figure 2. Schematic




Table 1. Truth table

Inp	Outputs	
mA	mB	mY
L	L	Н
Н	L	Н
L	Н	Н
Н	Н	L

Note:

H = high voltage level; L= low voltage level. This truth table is functionally tested with a square signal of 150 MHz between 0 V (low input level) and Vcc (high input level), from 1.65 V to 3.6 V power supply, from -55 °C to 125 °C ambient temperature.

DS12465 - Rev 2 page 2/15



2 Absolute maximum ratings and operating conditions

Table 2. Absolute maximum ratings

Symbol	Parameters	Value	Units
V _{cc} (1)	Maximum power supply between V _{cc} and GND	-0.3 to 4.8	V
T _{stg}	Maximum temperature storage	-65 to +150	°C
Tj	Maximum junction temperature	+150	°C
R _{thjc} (2)	Junction-to-case thermal resistance	22	°C/W
R _{thja}	Junction-to-ambient thermal resistance	125	°C/W
Vi	Max. voltage on any pin	-0.3 to V _{cc} +0.3 (and 4.8 V max.)	V
li	Max. input current at any pin	±10	mA
I _{out}	DC output diode current	±50	mA
ESD	HBM on all pins (human body model)	4 k	V
LOD	CDM on all pins (charged device model)	1 k	V

^{1.} All voltages refer to ground level.

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 3. Operating conditions

Symbol	Parameters	Min.	Max.	Units
V _{cc}	Supply voltage	1.65	3.6	V
V _{IN}	Input voltage	0	V _{cc}	V
Δt/Δν	Minimum input rise of fall rate	10		ns/V
T _{amb}	Ambient temperature range	-55	+125	°C

DS12465 - Rev 2 page 3/15

^{2.} Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on outputs.



3 Electrical characteristics

 T_{amb} = -55 °C to +125 °C, unless otherwise specified.

Table 4. DC electrical characteristics

	Parameters Test condition		V _{cc} (V)	Min.	Тур.	Max.	Unit
			1.65	1			V
V _{IH}	High level input voltage	oltage		1.7			V
			3.0	2			V
			1.65			0.5	V
V _{IL}	Low level input voltage		2.3			0.7	V
			3.0			0.8	V
			1.8			-0.1	μA
I _{IL}	Input leakage current low	V _{in} = 0 V	2.5			-0.1	μA
			3.3			-0.1	μA
			1.8			0.1	μA
I _{IH}	Input leakage current high	Input leakage current high V _{in} = Vcc-0.3 V	2.5			0.1	μA
			3.3			0.1	μA
		V _{in} =V _{cc} or GND					
Іссн	Quiescent current, output high	I _{out} = 0 A	3.3			50	μA
		V _{in} = V _{cc} or GND					
I _{CCL}	Quiescent current, output low	I _{out} = 0 A	3.3			50	μA
C _{in}	Input capacitance(1)	f = 1 MHz, T _{amb} = 25 °C				2	pF
			1.65	1.2			V
		I _{OH} = -2 mA	2.3	1.7			V
\ \	I Bala I and and and and and		3.0	2.4			V
V _{OH}	High level output voltage		1.65	1.45			V
		I _{OH} = -100 uA	2.3	2.1			V
			3.0	2.8			V
			1.65			450	mV
		I _{OL} = +2 mA	2.3			430	mV
			3.0			400	mV
V _{OL}	Low level output voltage		1.65			200	mV
		I _{OL} = +100 uA	2.3			200	mV
			3.0			200	mV

^{1.} Guaranteed by design and characterization.

DS12465 - Rev 2 page 4/15



Table 5. AC electrical characteristics

Symbol	Parameters	Test conditions	V _{cc} (V)	Min.	Тур.	Max.	Unit
<u> </u>	Power dissipation capacitance	F=1 MHz, Load=10 pF	1.8			5	pF
C _{pd}	$C_{pd} = I_{ccrms}/(V_{cc}*F)^{(1)(2)}$	F=1 MHZ, LOAU=10 pF	3.3			7	рг
			1.8	1.5		5.5	
T _{phl}	Propagation delay mA or mB to mY		2.5	1.2		3.5	ns
			3.3	1		3	
			1.8	1.5		5.5	
T _{plh}	Propagation delay mA or mB to mY	o mY	2.5	1.2		3.5	ns
		Load=10 pF to GND		1		3	
		Load To pri to GIVD	1.8		1.9		
T _r	Output rise time	2.5		1.4		ns	
			3.3		1.3		
			1.8		1.9		
T _f	Output fall time		2.5		1.4		ns
			3.3		1.3		

^{1.} Guaranteed by design and characterization.

DS12465 - Rev 2 page 5/15

^{2.} Power dissipation capacitance (C_{pd}) determines both the power consumption (P_D) and dynamic current consumption (I_S) . Where: $P_D = (C_{pd} + C_{Load})$ $(V_{CC} \times V_{CC}) \times f + (I_{CC} \times V_{CC}) I_S = (C_{pd} + C_{Load}) V_{CC} \times f + I_{CC}$, where f is the frequency of the input signal and C_{Load} is the external output load capacitance.



4 Radiations

Total dose (MIL-STD-883 TM 1019):

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 TM 1019 specifications.

The RHFAHC00 is RHA QML-V, tested and characterized in full compliance with the MIL-STD-883 specifications, between 50 and 300 rad/s only (full CMOS technology).

All parameters, provided in Table 4. DC electrical characteristics and Table 5. AC electrical characteristics, apply to both pre- and post-irradiation, as follows:

- All tests are performed in accordance with MIL-PRF-38535 and test method 1019 of MIL-STD-883 for total ionizing dose (TID)
- · The initial characterization is performed in qualification only on both biased and unbiased parts
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification

Heavy-ions

The behavior of the product when submitted to heavy-ions is not tested in production. Heavy-ion trials are performed on qualification lots only.

Table 6. Radiation	Tab	le 6.	Rad	iation
--------------------	-----	-------	-----	--------

Туре	Characteristics	Value	Unit
TID ⁽¹⁾	High-dose rate (50 rad(Si)/s) and low-dose rate (0.086 rad(Si)/s)	300	krad
	SEL ⁽²⁾ immune up to: (with a particle angle of 60 ° at 125 °C) and a fluence of 1e+7 cm ⁻²)	125	
	SEL immune up to:		
Heavy-ions	(with a particle angle of 0 ° at 125 °C) and a fluence of 1e+7 cm ⁻²)		MeV.cm²/mg
SET ⁽³⁾ immune up to:		62.5	
	(at 25 °C, and a fluence of 1e6 cm ⁻²)		

- 1. A total ionizing dose (TID) of 300 krad(Si) is equivalent to 3000 Gy(Si), (1 gray = 100 rad).
- 2. SEL: single event latch-up.
- 3. SET: single event transient

DS12465 - Rev 2 page 6/15



5 Test circuit for AC characteristics

Figure 3. Test configuration




Figure 4. Timings





Figure 5. Output timings



Note:

- 1. $C_L = 10 pF$ or equivalent (includes probe and jig capacitance).
- 2. Timing parameters are tested at a minimum input frequency of 1 MHz.
- 3. The outputs are measured one at a time with one transition per measurement.

DS12465 - Rev 2 page 7/15



6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

6.1 Flat-14 package information




Figure 6. Flat-14 package outline

Table 7. Flat-14 package mechanical data

Dof		Drawing mm			Drawing inch	
Ref.	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.31		2.72	.091		.107
b	0.38		0.48	.015		.019
С	0.10		0.18	.004		.007
D	9.27		9.73	.365		.383
E	6.19		6.50	.244		.256
E2		3.68			.145	
E3	0.76			.030		
е		1.27			.050	
L	6.86		7.62	.250		.300
Q	0.66		1.14	.026		.045
S1	0.13			.005		

DS12465 - Rev 2 page 8/15



7 Ordering information

Table 8. Order code

Order code	SMD ⁽¹⁾	Quality level	Temp. range	Mass	Package	Lead finish	Marking ⁽²⁾	Packing
RH-AHC00K1	-	Engineering model	-55 to	0.55 g	Flat-14	Gold	RH-AHC00K1	Conductive
RHFAHC00K01V	5962F18202	QML-V flight	+125 °C	0.55 g	1 lat-14	Gold	5962F1820201VXC	strip pack

- 1. Standard microcircuit drawing.
- 2. Specific marking only. Complete marking includes the following:
 - ST logo
 - Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)
 - Country of origin (FR = France)

Note: Contact your ST sales office for information about the specific conditions for products in die form.

Other information

Date code:

The date code is structured as engineering model: EM xyywwz

Where

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.

Table 9. Product documentation

Quality level	Item			
	Certificate of conformance including :			
	Customer name			
	Customer purchase order number			
	ST sales order number and item			
Engineering model	ST part number			
Engineering model	Quantity delivered			
	Date code			
	Reference to ST datasheet			
	Reference to TN1181 on engineering models			
	ST Rennes assembly lot ID			

DS12465 - Rev 2 page 9/15



Quality level	Item						
	Certificate of Conformance including:						
	Customer name						
	Customer purchase order number						
	ST sales order number and item						
	ST part number						
	Quantity delivered						
	Date code						
	Serial numbers						
	Group C reference						
QML-V Flight	Group D reference						
	Reference to the applicable SMD						
	ST Rennes assembly lot ID						
	Quality control inspection (groups A, B, C, D, E)						
	Screening electrical data in/out summary						
	Precap report						
	PIND (particle impact noise detection) test						
	SEM (scanning electronic microscope) inspection report						
	X-ray plates						

DS12465 - Rev 2 page 10/15



Revision history

Table 10. Document revision history

Date	Version	Changes
28-Feb-2018	1	Initial release.
16-Jul-2018	2	Updated Table 2. Absolute maximum ratings, Table 3. Operating conditions, Table 4. DC electrical characteristics, Table 5. AC electrical characteristics, Table 6. Radiation, Table 8. Order code. Minor text changes throughout the document.

DS12465 - Rev 2 page 11/15



Contents

1	Pin description	2
	1.1 Pin description	2
2	Absolute maximum ratings and operating conditions	3
3	Electrical characteristics	4
4	Radiations	6
5	Test circuit for AC characteristics	7
6	Package information	8
	6.1 Flat-14 package information	8
7	Ordering information	9
Rev	vision history	11



List of tables

Table 1.	Truth table
Table 2.	Absolute maximum ratings
Table 3.	Operating conditions
Table 4.	DC electrical characteristics
Table 5.	AC electrical characteristics
Table 6.	Radiation
Table 7.	Flat-14 package mechanical data
Table 8.	Order code
Table 9.	Product documentation
Table 10.	Document revision history





List of figures

Figure 1.	Pin description	2
Figure 2.	Schematic	2
Figure 3.	Test configuration	7
Figure 4.	Timings	7
Figure 5.	Output timings	7
Figure 6.	Flat-14 package outline	8

DS12465 - Rev 2 page 14/15



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12465 - Rev 2 page 15/15