


Omnifet II fully autoprotected Power MOSFET

Datasheet - production data



Description

The VNP8T is a monolithic device designed in STMicroelectronics[®] VIPower[®] M0-3 technology, intended for the replacement of standard Power MOSFETs from DC up to 50 kHz applications.

Built in thermal shutdown, linear current limitation and overvoltage clamp protect the chip in harsh environments.

Fault feedback can be detected by monitoring the voltage at the input pin.

Features

Туре	R _{DS(on)}	I _{lim}	V _{clamp}
VNP8T	120 mΩ	3.5 A	43 V

- Linear current limitation
- Thermal shutdown
- Short circuit protection
- Integrated clamp
- Low current drawn from input pin
- Diagnostic feedback through input pin
- ESD protection
- Direct access to the gate of the Power MOSFET (analog driving)
- Compatible with standard Power MOSFETs

Table 1. Device summary

DIE delivery package	Order code
D1 (Uncut inked wafer)	VNP8TD1
D8 (Tape & Reel)	VNP8TD8

Contents VNP8T

Contents

1	Bloc	k diagram and pad configuration
2	Abs	olute maximum ratings7
3	Elec	trical characteristics 8
4	Prot	ection features10
	4.1	Overvoltage clamp protection
	4.2	Linear current limiter circuit
	4.3	Overtemperature and short circuit protections
	4.4	Status feedback
5	Pacl	kage information
	5.1	ECOPACK [®]
6	DIE	package options
7	Revi	sion history



VNP8T List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Pad location (axes origin: center of DIE)	5
Table 3.	Physical characteristics	6
Table 4.	Absolute maximum ratings	7
Table 5.	Off-state	8
Table 6.	On-state	
Table 7.	Dynamic	8
Table 8.	Switching	9
Table 9.	Source drain diode (T _j = 25 °C)	9
Table 10.	Protections	S
Table 11.	DIE delivery package options	5
Table 12.	Document revision history	8



List of figures VNP8T

List of figures

Figure 1.	Block diagram	. 5
Figure 2.	Pad configuration	. 5
Figure 3.	Switching time test circuit for resistive load	11
Figure 4.	Test circuit for diode recovery times	11
Figure 5.	Unclamped inductive load test circuits	12
Figure 6.	Input charge test circuit	12
Figure 7.	Unclamped inductive waveforms	13
Figure 8.	DIE delivery package options	15
Figure 9.	Carrier tape information	15
Figure 10	Reel 7 INCH information	17



1 Block diagram and pad configuration

Figure 1. Block diagram




Figure 2. Pad configuration




Table 2. Pad location (axes origin: center of DIE)

Pad	Center pad coordinates		Pad dimensions		
description	X (μm)	Υ (μm) Χ (μm)		Υ (μm)	
Input	-613.5	-390.2	432	432	
Output	730	29.7	250	1379.4	
Gate ⁽¹⁾	427.5	-301.2	102	102	
Drain		Ва	ack		

^{1.} This pad is intended for testing purposes only.



Table 3. Physical characteristics

Parameter	Description	Value	Unit
Die size		2.21 x 1.72	mm
Back metallization	Ti - Ni - Au		
Front metallization	Al - Si	3	
Passivation layer	Silicon - Nitride	1.5	um
Die thickness		280 ±20	μm
Scribe street width		100	

2 Absolute maximum ratings

Stressing the device above the ratings listed in *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{IN} = 0 V)	Internally elemned	V
V _{IN}	Input voltage	Internally clamped	V
I _{IN}	Input current	± 20	mA
R _{IN MIN}	Minimum input series impedance	220	Ω
I _D	Drain current	Internally limited	Α
I _R	Reverse DC output current	-5.5	
V _{ESD1}	Electrostatic discharge (R = 1.5 K Ω ; C = 100 pF)	4000	
V _{ESD2}	Electrostatic discharge on output pin only (R = 330 Ω ; C = 150 pF)	16500	V
Tj	Operating junction temperature	Internally limited	°C
T _{stg}	Storage temperature	-55 to 150	C
E _{MAX}	Single pulse avalanche energy (L = 8 mH; I_{out} = 3.5 A; T_j = 175 °C)	95	mJ



Electrical characteristics VNP8T

3 Electrical characteristics

Values specified in this section are for -40 $^{\circ}\text{C}$ < T $_{j}$ < 175 $^{\circ}\text{C},$ unless otherwise specified.

Table 5. Off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{CLAMP}	Drain-source clamp voltage	$V_{IN} = 0 \text{ V}; I_D = 200 \text{ mA}$	43	45	55	V
V _{CLTH}	Drain-source clamp threshold voltage	V _{IN} = 0 V; I _D = 2 mA	36			V
V _{INTH}	Input threshold voltage	$V_{DS} = V_{IN}$; $I_D = 1 \text{ mA}$	0.6		2.5	V
I _{ISS}	Supply current from input pin	V _{DS} = 0 V; V _{IN} = 5 V		100	150	μA
W.	Input-source clamp voltage	I _{IN} = 1 mA;	6	6.8	8	V
V _{INCL}		I _{IN} = -1 mA	-1.0	6.8	-0.3	V
		$V_{DS} = 13 \text{ V}; V_{IN} = 0 \text{ V};$ $T_j = 25 \text{ °C};$			30	μΑ
1	Zero input voltage drain current	$V_{DS} = 4 \text{ V}; V_{IN} = 0 \text{ V};$			50	μA
I _{DSS}	(V _{IN} = 0 V)	$V_{DS} = 4 \text{ V}; V_{IN} = 0 \text{ V};$ $T_j = -40 \text{ °C to 150 °C}$			30	μΑ
		V _{DS} = 25 V; V _{IN} = 0 V			90	μΑ

Table 6. On-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
В	Static drain-source on	$V_{IN} = 5 \text{ V}; I_D = 1.5 \text{ A}; T_j = 25 \text{ °C}$			120	mΩ
R _{DS(on)}	resistance	V _{IN} = 5 V; I _D = 1.5 A			280	mΩ

Table 7. Dynamic

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	$V_{DD} = 13 \text{ V}; I_D = 1.5 \text{ A}$	_	5.0	_	S
C _{OSS} ⁽¹⁾	Output capacitance	$V_{DS} = 13 \text{ V; } f = 1 \text{ MHz; } V_{IN} = 0 \text{ V}$	_	150	_	pF

^{1.} Guaranteed by design/characterization on final product.



Table 8. Switching

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
t _{d(on)}	Turn-on delay time		_	148	_	ns
t _r	Rise time	V_{DD} = 15 V; I_{D} = 1.5 A V_{gen} = 5 V; R_{gen} = $R_{IN\ MIN}$ = 220 Ω (see <i>Figure 3</i>)	_	473	_	ns
t _{d(off)}	Turn-off delay time		_	804	_	ns
t _f	Fall time		_	484	_	ns
t _{d(on)}	Turn-on delay time	V _{DD} = 15 V; I _D = 1.5 A	_	627	_	ns
t _r	Rise time		_	3.1	_	μs
t _{d(off)}	Turn-off delay time	V_{gen} = 5 V; R_{gen} = 2.2 K Ω (see <i>Figure 3</i>)	_	3.7	_	μs
t _f	Fall time		_	2.3	_	μs
(dl/dt) _{on} ⁽¹⁾	Turn-on current slope	$V_{DD} = 15 \text{ V}; I_D = 1.5 \text{ A}$ $V_{gen} = 5 \text{ V}; R_{gen} = R_{IN \text{ MIN}} = 220 \Omega$	_	1.89		A/µs
Q _i ⁽¹⁾	Total input charge	$V_{DD} = 12 \text{ V; } I_{D} = 1.5 \text{ A; } V_{IN} = 5 \text{ V}$ $I_{gen} = 2.13 \text{ mA (see } \textit{Figure 6})$		10		nC

^{1.} Guaranteed by design/characterization on final product.

Table 9. Source drain diode ($T_i = 25$ °C) ⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 1.5 A; V _{IN} = 0 V		0.8	_	V
t _{rr}	Reverse recovery time	I _{SD} = 1.5 A; dl/dt = 12 A/μs; V _{DD} = 30 V; L = 200 μH (see <i>Figure 4</i>)		107		ns
Q _{rr}	Reverse recovery charge		_	37	_	μC
I _{RRM}	Reverse recovery current		_	0.7	_	Α

- 1. Guaranteed by design/characterization on final product.
- 2. Pulsed: Pulse duration = 300ms, duty cycle 1.5%

Table 10. Protections

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
I _{lim}	Drain current limit	V _{IN} = 5 V; V _{DS} = 13 V	3.5	5	7	Α
t _{dlim}	Step response current limit	V _{IN} = 5 V; V _{DS} = 13 V		10		μs
T _{jsh}	Overtemperature shutdown		175	200	225	°C
T _{jrs} ⁽¹⁾	Overtemperature reset		160			C
I _{gf}	Fault sink current	$V_{IN} = 5 \text{ V}; V_{DS} = 13 \text{ V}; T_j = T_{jsh}$	10	15	20	mA
E _{as} ⁽²⁾	Single pulse avalanche energy	Starting $T_j = 25^{\circ}C$; $V_{DD} = 24 V$; $V_{IN} = 5 V$; $R_{gen} = R_{IN \ MIN} = 220 \ \Omega$; $L = 24 \ mH$ (see <i>Figure 5</i> and <i>Figure 7</i>)	100			mJ

- 1. Guaranteed by design.
- 2. Energy capability not tested; its maximum value is guaranteed by design on package products.



Protection features VNP8T

Protection features 4

During normal operation, the INPUT pin is electrically connected to the gate of the internal Power MOSFET through a low impedance path.

The device then behaves like a standard Power MOSFET and can be used as a switch from DC up to 50 kHz. The only difference from the user's standpoint is that a small DC current I_{ISS} (typ. 100 μA) flows into the INPUT pin in order to supply the internal circuitry.

4.1 Overvoltage clamp protection

The device integrates overvoltage clamp protection that is internally set at 45 V. This feature together with the rugged avalanche characteristics of the Power MOSFET stage gives this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.

4.2 Linear current limiter circuit

A linear current limiter circuit limits the drain current I_D to I_{lim} whatever the INPUT pin voltages. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{ish}.

4.3 Overtemperature and short circuit protections

These are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs in the range 175 to 225 °C, a typical value being 200 °C. The device is automatically restarted when the chip temperature falls to about 10 °C below shutdown temperature.

4.4 Status feedback

In the case of an overtemperature fault condition $(T_j > T_{jsh})$, the device tries to sink a diagnostic current I_{af} through the INPUT pin in order to indicate fault condition. If driven from a low impedance source, this current may be used in order to warn the control circuit of a device shutdown. If the drive impedance is high enough so that the INPUT pin driver is not able to supply the current I_{af}, the INPUT pin falls to 0V.

Note: However this does not affect the device operation: no requirement is put on the current capability of the INPUT pin driver except to be able to supply the normal operation drive current I_{ISS}.

> Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit.

10/19 DocID022888 Rev 5



VNP8T Protection features





Figure 3. Switching time test circuit for resistive load





Protection features VNP8T

Figure 5. Unclamped inductive load test circuits





Figure 6. Input charge test circuit



VNP8T Protection features




Figure 7. Unclamped inductive waveforms

Package information VNP8T

5 Package information

5.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.



6 DIE package options

Table 11. DIE delivery package options

Package option	Description	Details	
D1	Wafer tested, inked, uncut; see Figure 8: DIE delivery package options	Saw pickup and place subcontract required; Wafer is between a double plastic shell, inside a plastic envelope sealed under vacuum; Minimum number of wafers per box is approximately 5, weight is 1.5 kg.	
D7	Wafer tested, inked, cut on sticky foil on 7.5" plastic ring; see Figure 8: DIE delivery package options	Suitable for automatic pickup and place machine for stick foil. Wafer is held by a plastic ring protected by two cartor shells, inside a plastic envelope sealed under vacuum. Minimum number of wafers per box is approximately 5, weight is 2 kg.	
D8	Wafer tested, inked, cut and packaged in tape and reel. See Figure 9: Carrier tape information and Figure 10: Reel 7 INCH information.	Suitable for automatic pickup.	

Figure 8. DIE delivery package options





Figure 9. Carrier tape information

DIE package options VNP8T






Figure 10. Reel 7 INCH information

Revision history VNP8T

7 Revision history

Table 12. Document revision history

Date	Revision	Changes
14-Mar-2012	1	Initial release
11-Sep-2012	2	Updated test conditions in Table 8. Updated Table 11 and added Figure 9 and 10.
14-Dec-2012	3	Updated Figure 2: Pad configuration Table 10: Protections: - T _{jrs} : added footnote
24-Jun-2013	4	Features: - V _{clamp} : updated value Table 4: Absolute maximum ratings: - E _{MAX} : added row Table 5: Off-state: - I _{DSS} : added test conditions and value
18-Sep-2013	5	Updated disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

