











TPS259270, TPS259271

SLVSCU8E - AUGUST 2015 - REVISED NOVEMBER 2017

# TPS25927x 4.5-V to 18-V eFuse with Blocking FET Control


#### **Features**

- 4.5-V to 18-V Protection
- Integrated 28-mΩ Pass MOSFET
- Absolute Maximum Voltage of 20 V
- 1-A to 5-A Adjustable I<sub>LIMIT</sub>
- ±8% I<sub>LIMIT</sub> Accuracy at 3.7A
- Reverse Current Blocking Support
- Programmable OUT Slew Rate, UVLO
- **Built-in Thermal Shutdown**
- UL 2367 Recognized File No. E339631\*
  - \*RILIM ≤ 130 kΩ (5 A maximum)
- Safe During Single Point Failure Test (UL60950)
- Small Foot Print 10L (3 mm x 3 mm) VSON

## Applications

- HDD and SSD Drives
- Set Top Boxes
- Servers / AUX Supplies
- Fan Control
- PCI/PCIe Cards
- **Adapter Powered Devices**

#### **Application Schematic**



## 3 Description

The TPS25927x family of eFuses is a highly integrated circuit protection and power management solution in a tiny package. The devices use few external components and provide multiple protection modes. They are a robust defense against overloads, shorts circuits, excessive inrush current, and reverse current.

Current limit level can be set with a single external resistor. Applications with particular voltage ramp requirements can set dV/dT pin with a single capacitor to ensure proper output ramp rates.


Many systems, such as SSDs, must not allow holdup capacitance energy to dump back through the FET body diode onto a drooping or shorted input bus. The BFET pin is for such systems. An external NFET can be connected "Back to Back (B2B)" with the TPS25927x output and the gate driven by BFET to prevent current flow from load to source.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS259270	\(CON (40)	2 00 mm 2 00 mm
TPS259271	VSON (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Transient: Output Short Circuit**



Features ...... 1



1	Гэ	h		Ωf	$C_{\Delta}$	nte	nte
ı	ıa	U	ıe	OI.	CU	nie	HLS

2	Applications	1	8.2 Typical Application17
3	Description	1 9	Power Supply Recommendations22
4			9.1 Transient Protection
5			9.2 Output Short-Circuit Measurements
6		4.0	Layout24
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines24
	6.2 ESD Ratings		10.2 Layout Example 24
	6.3 Recommended Operating Conditions	44	Device and Documentation Support
	6.4 Thermal Information		11.1 Device Support
	6.5 Electrical Characteristics		11.2 Documentation Support25
	6.6 Timing Requirements		11.3 Related Links
	6.7 Typical Characteristics		11.4 Receiving Notification of Documentation Updates 25
-			11.5 Community Resources
7			11.6 Trademarks
	7.1 Overview		11.7 Electrostatic Discharge Caution
	7.2 Functional Block Diagram		11.8 Glossary
	7.3 Feature Description	40	Mechanical, Packaging, and Orderable
8	7.4 Device Functional Modes  Application and Implementation		Information
	Revision History  Inges from Revision D (January 2017) to Revision	on E	Page
•	Deleted Over Voltage from the Function Block Diag	gram	1
	3	,	
Cha	inges from Revision C (September 2017) to Revi	ision D	Page
,	Changed status of TPS259270 from Preview to Act	tive in the <i>Table</i>	1
Cha	anges from Revision B (September 2016) to Revi	ision C	Page
	· · · · · · · · · · · · · · · · · · ·		
	· · · · · · · · · · · · · · · · · · ·		Page
•	· · · · · · · · · · · · · · · · · · ·	Maximum Rating	Page
Cha	Added Transient junction temperature to Absolute A	Maximum Rating	Page s table 4

Submit Documentation Feedback

Changes from Original (August 2015) to Revision A

Copyright © 2015–2017, Texas Instruments Incorporated


**Page** 



## **Table 1. Device Comparison Table**

PART NUMBER	UV	OV CLAMP	FAULT RESPONSE	STATUS
TPS259271	4.3 V	_	Auto-retry	Active
TPS259270	4.3 V	_	Latched	Active

# 5 Pin Configuration and Functions



## **Pin Functions**

Р	IN	I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
BFET	9	0	Connect this pin to the gate of a blocking NFET. See the <i>Feature Description</i> section. This pin can be left floating if it is not used				
dV/dT	1	0	Connect a capacitor from this pin to GND to control the ramp rate of OUT device turnon				
EN/UVL O	2	I	This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET.  As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider				
GND	Thermal Pad	-	GND				
ILIM	10	0	A resistor from this pin to GND sets the overload and short circuit limit				
OUT	6-8	0	Output of the device				
VIN	3-5	I	Input supply voltage				

Copyright © 2015–2017, Texas Instruments Incorporated



## **Specifications**

## 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
VIN	Supply voltage <sup>(1)</sup>	-0.3	20	V
VIN (10 ms Transient)	Supply voltage */		22	V
OUT	Output voltage	-0.3		
OUT (Transient < 1 µs)	Output voltage		-1.2	V
ILIM		-0.3	7	
EN/UVLO	Voltage	-0.3	7	V
dV/dT	Voltage	-0.3	7	V
BFET		-0.3	30	
	Transient junction temperature	-65	T <sub>SHDN</sub>	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			MAX	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
VIN		4.5		18 <sup>(1)</sup>	
BFET	land delta co	0		VIN+6	
dV/dT, EN/UVLO	Input voltage	0		6	V
ILIM		0		3	
I <sub>OUT</sub>	Continuous output current	0		5	Α
ILIM	Resistance	10	100	162	kΩ
OUT	External conscitones	0.1	1	1000	μF
dV/dT	External capacitance		1	1000	nF
$T_J$	Operating junction temperature	-40	25	125	°C
T <sub>A</sub>	Operating Ambient temperature	-40	25	85	°C

<sup>(1)</sup> Maximum voltage (including input transients) at VIN pin must not exceed absolute maximum rating as specified in the Absolute Maximum Ratings table.

Product Folder Links: TPS259270 TPS259271

All voltage values, except differential voltages, are with respect to network ground terminal.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.4 Thermal Information<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		TPS25927x	
	THERMAL METRIC	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.9	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	53	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	21.4	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	5.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \text{ VIN} = 12 \text{ V}, \text{ V}_{\text{EN} \text{ /UVLO}} = 2 \text{ V}, \text{ R}_{\text{ILIM}} = 100 \text{ k}\Omega, \text{ C}_{\text{dVdT}} = \text{OPEN}. \text{ All voltages referenced to GND (unless the following of the contraction of the con$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN (INPUT SU	JPPLY)				•	
V <sub>UVR</sub>	UVLO threshold, rising		4.15	4.3	4.45	V
V <sub>UVhyst</sub>	UVLO hysteresis <sup>(1)</sup>			5%		
IQ <sub>ON</sub>	Coranha corana	Enabled: EN/UVLO = 2 V	0.3	0.42	0.55	mA
IQ <sub>OFF</sub>	Supply current	EN/UVLO = 0 V		0.13	0.225	mA
EN/UVLO (EN	ABLE/UVLO INPUT)					
V <sub>ENR</sub>	EN threshold voltage, rising		1.37	1.4	1.44	V
V <sub>ENF</sub>	EN threshold voltage, falling		1.32	1.35	1.39	V
I <sub>EN</sub>	EN Input leakage current	0 V ≤ V <sub>EN</sub> ≤ 5 V	-100	0	100	nA
dV/dT (OUTPL	JT RAMP CONTROL)					
I <sub>dVdT</sub>	dV/dT charging current <sup>(1)</sup>	$V_{dVdT} = 0 V$		220		nA
R <sub>dVdT_disch</sub>	dV/dT discharging resistance	EN/UVLO = 0 V, I <sub>dVdT</sub> = 10 mA sinking	50	73	100	Ω
$V_{dVdTmax}$	dV/dT Max capacitor voltage (1)			5.5		V
GAIN <sub>dVdT</sub>	dV/dT to OUT gain <sup>(1)</sup>	$\Delta V_{dVdT}$		4.85		V/V
ILIM (CURREN	NT LIMIT PROGRAMMING)					
I <sub>ILIM</sub>	ILIM bias current <sup>(1)</sup>			10		μA
		$R_{ILIM} = 10 \text{ k}\Omega, V_{VIN - OUT} = 1 \text{ V}$		1.02		
		$R_{ILIM} = 45.3 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	1.79	2.10	2.42	Α
l <sub>OL</sub>		$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	3.46	3.75	4.03	
	Overload current limit <sup>(2)</sup>	$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN - OUT} = 1 \text{ V}$	4.5	5.1	5.7	
I <sub>OL-R-Short</sub>		$R_{ILIM}$ = 0 $\Omega,$ shorted resistor current limit (single point failure test: UL60950) $^{(1)}$		0.84		А
I <sub>OL-R-Open</sub>		$R_{\rm ILIM}$ = OPEN, open resistor current limit (single point failure test: UL60950) <sup>(1)</sup>		0.73		Α
		$R_{ILIM} = 10 \text{ k}\Omega, V_{VIN - OUT} = 12 \text{ V}$		1		
	21	$R_{ILIM} = 45.3 \text{ k}\Omega, V_{VIN - OUT} = 12 \text{ V}$	1.66	1.98	2.37	
I <sub>SCL</sub>	Short-circuit current limit <sup>(2)</sup>	$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN - OUT} = 12 \text{ V}$	2.90	3.32	3.85	Α
		$R_{ILIM} = 150 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$	3.7	4.5	5.5	
RATIO <sub>FASTRIP</sub>	Fast-trip comparator level w.r.t. overload current limit <sup>(1)</sup>	I <sub>FASTRIP</sub> : I <sub>OL</sub>		160%		
V <sub>OpenILIM</sub>	ILIM open resistor detect threshold <sup>(1)</sup>	V <sub>ILIM</sub> Rising, R <sub>ILIM</sub> = OPEN		3.1		V

<sup>(1)</sup> These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.

Copyright © 2015-2017, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ , VIN = 12 V,  $\text{V}_{\text{EN /UVLO}}$  = 2 V,  $\text{R}_{\text{ILIM}}$  = 100 k $\Omega$ ,  $\text{C}_{\text{dVdT}}$  = OPEN. All voltages referenced to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT (PASS FE	ET OUTPUT)		•		•	
D.	FFT ONi-t	T <sub>J</sub> = 25°C	21	28	37	0
R <sub>DS(on)</sub>	FET ON resistance	T <sub>J</sub> = 125°C		39	48	mΩ
I <sub>OUT-OFF-LKG</sub>	OUT Discourant is all state	V <sub>EN/UVLO</sub> = 0 V, V <sub>OUT</sub> = 0 V (sourcing)	-5	0	1.2	
I <sub>OUT-OFF-SINK</sub>	OUT Bias current in off state	V <sub>EN/UVLO</sub> = 0 V, V <sub>OUT</sub> = 300 mV (sinking)	10	15	20	μA
BFET (BLOCK	ING FET GATE DRIVER)					
I <sub>BFET</sub>	BFET charging current <sup>(1)</sup>	$V_{BFET} = V_{OUT}$		2		μΑ
V <sub>BFETmax</sub>	BFET clamp voltage <sup>(1)</sup>			V <sub>VIN</sub> + 6.4		V
R <sub>BFETdisch</sub>	BFET discharging resistance to GND	V <sub>EN/UVLO</sub> = 0 V, I <sub>BFET</sub> = 100 mA	15	26	36	Ω
TSD (THERMA	L SHUT DOWN)					
T <sub>SHDN</sub>	TSD threshold, rising <sup>(1)</sup>			150		°C
T <sub>SHDNhyst</sub>	TSD hysteresis <sup>(1)</sup>			10		°C
	The arrest facility lately and an acceptance of	TPS259270		Latc	hed	
	Thermal fault: latched or auto-retry	TPS259271		Auto-	retry	

## 6.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>ON</sub>	Turnon delay <sup>(1)</sup>	$EN/UVLO \rightarrow H$ to $I_{VIN}$ = 100 mA, 1-A resistive load at OUT		220		μs
t <sub>OFFdly</sub>	Turnoff delay <sup>(1)</sup>	EN↓ to BFET↓, C <sub>BFET</sub> = 0		0.4		μs
dV/dT (OU	TPUT RAMP CONTROL)					
	Output romp time	EN/UVLO $\rightarrow$ H to OUT = 11.7 V, C <sub>dVdT</sub> = 0	0.7	1	1.3	
t <sub>dVdT</sub>	Output ramp time	EN/UVLO $\rightarrow$ H to OUT = 11.7 V, $C_{dVdT}$ = 1 nF <sup>(1)</sup>		12		ms
ILIM (CURI	RENT LIMIT PROGRAMMING)					
t <sub>FastOffDly</sub>	Fast-trip comparator delay <sup>(1)</sup>	I <sub>OUT</sub> > I <sub>FASTRIP</sub> to I <sub>OUT</sub> = 0 (Switch off)		300		ns
BFET (BLC	CKING FET GATE DRIVER)					
	BFET turnon duration (1)	EN/UVLO $\rightarrow$ H to V <sub>BFET</sub> = 12 V, C <sub>BFET</sub> = 1 nF		4.2		
t <sub>BFET-ON</sub>	BEET turnon duration (*)	EN/UVLO $\rightarrow$ H to VB <sub>FET</sub> = 12 V, C <sub>BFET</sub> = 10 nF		42		ms
	BFET Turnoff duration (1)	$EN/UVLO \rightarrow L \text{ to }_{VBFET} = 1 \text{ V, } C_{BFET} = 1 \text{ nF}$		0.4		
t <sub>BFET-OFF</sub>	BFET Turnoff duration ***	$EN/UVLO \rightarrow L$ to $V_{BFET} = 1 \text{ V}$ , $C_{BFET} = 10 \text{ nF}$		1.4		μs
Thermal Si	nutdown (TSD)					
t <sub>TSDdly</sub>	Retry delay after TSD recovery, T <sub>J</sub> < [T <sub>SHDN</sub> - 10°C] <sup>(1)</sup>	TPS259271 only		100		μs


<sup>(1)</sup> These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

Submit Documentation Feedback




## 6.7 Typical Characteristics


 $T_{J} = 25^{\circ}C,~V_{VIN} = 12~V,~V_{EN/UVLO} = 2~V,~R_{ILIM} = 100~k\Omega,~C_{VIN} = 0.1~\mu\text{F},~C_{OUT} = 1~\mu\text{F},~C_{dVdT} = OPEN~(unless stated otherwise)$ 













# **ISTRUMENTS**










## **Typical Characteristics (continued)**



Submit Documentation Feedback




## 7 Detailed Description

#### 7.1 Overview

The TPS25927x is an e-fuse with integrated power switch that is used to manage current, voltage and start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When VIN exceeds the undervoltage-lockout threshold ( $V_{UVR}$ ), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET. As VIN rises, the internal MOSFET of the device starts conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (below  $V_{ENF}$ ), internal MOSFET is turned off. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

After a successful start-up sequence, the device now actively monitors its load current, ensuring that the adjustable overload current limit  $I_{OL}$  is not exceeded. The device also has built-in thermal sensor. In the event device temperature ( $T_J$ ) exceeds  $T_{SHDN}$ , typically 150°C, the thermal shutdown circuitry shuts down the internal MOSFET thereby disconnecting the load from the supply. In TPS259270, the output remains disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS259271 device remains off during a cooling period until device temperature falls below  $T_{SHDN}-10^{\circ}C$ , after which it attempts to restart. This ON and OFF cycle continues until fault is cleared.

## 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 GND

This is the most negative voltage in the circuit and is used as a reference for all voltage measurements unless otherwise specified.

#### 7.3.2 VIN

Input voltage to the TPS25927x. A ceramic bypass capacitor close to the device from VIN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 4.5 V to 18 V for TPS25927x. The device can continuously sustain a voltage of 20 V on VIN pin. However, above the recommended maximum bus voltage, the device is going to be in over-voltage protection (OVP) mode, limiting the output voltage to  $V_{OVC}$ . The power dissipation in OVP mode is  $P_{D_{-}OVP} = (V_{VIN} - V_{OVC}) \times I_{OUT}$ , which can potentially heat up the device and cause thermal shutdown.



## **Feature Description (continued)**

#### 7.3.3 dV/dT

Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum  $T_{dVdT}$ ) on the output. Equation governing slew rate at start-up is shown in Equation 1:

$$\frac{dV_{OUT}}{dt} = \frac{I_{dVdT} \times GAIN_{dVdT}}{C_{dVdT} + C_{INT}}$$

where

- I<sub>dVdT</sub> = 220 nA (Typical)
- C<sub>INT</sub> = 70 pF (Typical)
- $GAIN_{dVdT} = 4.85$

$$\frac{dV_{OUT}}{dT} = Desired output slew rate$$
 (1)

The total ramp time  $(T_{dVdT})$  for 0 to VIN can be calculated using Equation 2:

$$T_{dVdT} = 10^6 \times V_{IN} \times (C_{dVdT} + 70 \text{ pF})$$
(2)

For details on how to select an appropriate charging time/rate, refer to the applications section *Setting Output Voltage Ramp Time* ( $T_{dVdT}$ ).

#### 7.3.4 BFET

Connect this pin to an external NFET that can be used to disconnect input supply from rest of the system in the event of power failure at VIN. The BFET pin is controlled by either input UVLO ( $V_{UVR}$ ) event or EN/UVLO (see Table 2). BFET can source charging current of 2  $\mu$ A (typical) and sink (discharge) current from the gate of the external FET via a 26- $\Omega$  internal discharge resistor to initiate fast turnoff, typically <1  $\mu$ s. Due to 2- $\mu$ A charging current, it is recommended to use >10  $M\Omega$  impedance when probing the BFET node.

Table 2. BFET

EN/UVLO > V <sub>ENR</sub>	VIN>V <sub>UVR</sub>	BFET MODE
Н	Н	Charge
Χ	L	Discharge
L	Х	Discharge

#### 7.3.5 EN/UVLO

As an input pin, it controls both the ON and OFF state of the internal MOSFET and that of the external blocking FET. In its high state, the internal MOSFET is enabled and charging begins for the gate of external FET. A low on this pin turns off the internal MOSFET and pull the gate of the external FET to GND via the built-in discharge resistor. High and Low levels are specified in the parametric table of the datasheet. The EN/UVLO pin is also used to clear a thermal shutdown latch in the TPS259270 by toggling this pin  $(H\rightarrow L)$ .

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (1 us typical) for quick detection of power failure. When used with a resistor divider from supply to EN/UVLO to GND, power-fail detection on EN/UVLO helps in quick turnoff of the BFET driver, thereby stopping the flow of reverse current. For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND.

#### 7.3.6 ILIM

The device continuously monitors the load current and keeps it limited to the value programmed by  $R_{ILIM}$ . After start-up event and during normal operation, current limit is set to  $I_{OL}$  (over-load current limit). as shown in Equation 3:

$$I_{OL} = (0.7 + 3 \times 10^{-5} \times R_{ILIM})$$
(3)

Submit Documentation Feedback



When power dissipation in the internal MOSFET [ $P_D = (V_{VIN} - V_{OUT}) \times I_{OUT}$ ] exceeds 10 W, there is a 2% – 12% thermal foldback in the current limit value so that  $I_{OL}$  drops to  $I_{SC}$ . In each of the two modes, MOSFET gate voltage is regulated to throttle short-circuit and overload current flowing to the load. Eventually, the device shuts down due to over temperature. See Figure 34.





Figure 34. Thermal Foldback in Current Limit

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the TPS25927x incorporates a fast-trip comparator, which shuts down the pass device very quickly when  $I_{OUT} > I_{FASTRIP}$ , and terminates the rapid short-circuit peak current. The trip threshold is set to 60% higher than the programmed overload current limit ( $I_{FASTRIP} = 1.6 \times I_{OL}$ ). After the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to  $I_{OL}$  (see Figure 35 and Figure 36).





#### 7.4 Device Functional Modes

The TPS25927x is a hot-swap controller with integrated power switch that is used to manage current, voltage and start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When  $V_{VIN}$  exceeds the undervoltage-lockout threshold  $(V_{UVR})$ , the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET and also start charging the gate of external blocking FET (if connected) via the BFET pin. As VIN rises, the internal MOSFET of the device and external FET (if connected) starts conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (that is, below  $V_{ENF}$ ), the internal MOSFET is turned off and BFET pin is discharged, thereby, blocking the flow of current from VIN to OUT. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

Having successfully completed its start-up sequence, the device now actively monitors its load current, ensuring that the adjustable overload current limit  $I_{OL}$  is not exceeded. This keeps the output device safe from harmful current transients. The device also has built-in thermal sensor. In the event device temperature  $(T_J)$  exceeds  $T_{SHDN}$ , typically 150°C, the thermal shutdown circuitry shuts down the internal MOSFET thereby disconnecting the load from the supply. In the TPS259270, the output remains disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS259271 device remains off during a cooling period until device temperature falls below  $T_{SHDN}-10^{\circ}C$ , after which it attempts to restart. This ON and OFF cycle continues until fault is cleared.

Submit Documentation Feedback



## **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPA25927x is a smart eFuse. It is typically used for Hot-Swap and Power rail protection applications. It operates from 4.5 V to 18 V with programmable current limit and undervoltage protection. The device aids in controlling the in-rush current and provides precise current limiting during overload conditions for systems such as Set-Top-Box, DTVs, Gaming Consoles, SSDs/HDDs and Smart Meters. The device also provides robust protection for multiple faults on the sub-system rail.

The following design procedure can be used to select component values for the device. Alternatively, the WEBENCH® software may be used to generate a complete design. The WEBENCH® software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. Additionally, a spreadsheet design tool TPS2592xx Design Calculator (SLUC570) is available on web folder. This section presents a simplified discussion of the design process.

## 8.2 Typical Application

## 8.2.1 Simple 2.1-A eFuse Protection for Set Top Boxes




Figure 37. Typical Application Schematic: Simple e-Fuse for STBs

#### 8.2.1.1 Design Requirements

Table 3 shows the design parameters for this application.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range, V <sub>IN</sub>	12 V
Undervoltage lockout set point, V <sub>(UV)</sub>	Default: V <sub>UVR</sub> = 4.3 V
Load at start-up, R <sub>L(SU)</sub>	8 Ω
Current limit, I <sub>OL</sub> = I <sub>ILIM</sub>	2.1 A
Load capacitance, C <sub>OUT</sub>	1 μF



## **Typical Application (continued)**

#### **Table 3. Design Parameters (continued)**

DESIGN PARAMETER	EXAMPLE VALUE			
Maximum ambient temperature, T <sub>A</sub>	85°C			

#### 8.2.1.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS25927x.

#### 8.2.1.2.1 Step by Step Design Procedure

This design procedure below seeks to control the junction temperature of device under both static and transient conditions by proper selection of output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

## 8.2.1.2.2 Programming the Current-Limit Threshold: R<sub>ILIM</sub> Selection

The R<sub>ILIM</sub> resistor at the ILIM pin sets the over load current limit, this can be set using Equation 4:

$$R_{\rm ILIM} = \frac{I_{\rm ILIM} - 0.7}{3 \times 10^{-5}} \tag{4}$$

For  $I_{OL} = I_{ILIM} = 2.1$  A, from Equation 4,  $R_{ILIM} = 45.3$  k $\Omega$ , choose closest standard value resistor with 1% tolerance.

#### 8.2.1.2.3 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of  $R_1$  and  $R_2$  as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 5:

$$V_{(UV)} = \frac{R_1 + R_2}{R_2} \times V_{ENR}$$
 (5)

Where  $V_{ENR} = 1.4 \text{ V}$  is enable voltage rising threshold.

Since  $R_1$  and  $R_2$  leak the current from input supply (VIN), these resistors must be selected based on the acceptable leakage current from input power supply (VIN). The current drawn by  $R_1$  and  $R_2$  from the power supply { $I_{R12} = V_{IN}/(R_1 + R_2)$ }.

However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I<sub>R12</sub> must be chosen to be 20x greater than the leakage current expected.

For default UVLO of  $V_{UVR}$  = 4.3 V, select  $R_2$  = OPEN, and  $R_1$  = 1 M $\Omega$ . Since EN/UVLO pin is rated only to 7 V, it cannot be connected directly to VIN = 12 V. It has to be connected through  $R_1$  = 1 M $\Omega$  only, so that the pull-up current for EN/UVLO pin is limited to < 20  $\mu$ A.

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 4% lower than the rising threshold,  $V_{UVR}$ . This is calculated using Equation 6:

$$V_{(PFAIL)} = 0.96 \text{ x } V_{UVR}$$
 (6)

Where  $V_{UVR}$  is 4.3 V, Power fail threshold set is : 4.1 V.

## 8.2.1.2.4 Setting Output Voltage Ramp Time (T<sub>dVdT</sub>)

For a successful design, the junction temperature of device must be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The ramp-up capacitor C<sub>dVdT</sub> needed is calculated considering the two possible cases:

Submit Documentation Feedback



#### 8.2.1.2.4.1 Case 1: Start-Up without Load: Only Output Capacitance C<sub>OUT</sub> Draws Current During Start-Up

During start-up, as the output capacitor charges, the voltage difference as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using Equation 8.

For TPS25927x, the inrush current is determined using Equation 7:

$$I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{T_{dVdT}}$$
(7)

Power dissipation during start-up is given by Equation 8:

$$P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)}$$
(8)

Equation 8 assumes that load does not draw any current until the output voltage has reached its final value.

#### 8.2.1.2.4.2 Case 2: Start-Up with Load: Output Capacitance C<sub>OUT</sub> and Load Draws Current During Start-Up

When load draws current during the turnon sequence, there is additional power dissipated. Considering a resistive load during start-up ( $R_{L(SU)}$ ), load current ramps up proportionally with increase in output voltage during  $T_{dVdT}$  time. The average power dissipation in the internal FET during charging time due to resistive load is given by Equation 9:

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{V^2(IN)}{R_{L(SU)}}$$
(9)

Total power dissipated in the device during startup is given by Equation 10:

$$P_D(STARTUP) = P_D(INRUSH) + P_D(LOAD)$$
 (10)

Total current during start-up is given by Equation 11:

$$I_{(STARTUP)} = I_{(INRUSH)} + I_{L}(t)$$
(11)

If  $I_{(STARTUP)} > I_{OL}$ , the device limits the current to  $I_{OL}$  and the current limited charging time is determined by Equation 12:

$$T_{dVdT(Current-Limited)} = C_{OUT} \times R_{L(SU)} \times \left[ \frac{I_{OL}}{I_{(INRUSH)}} - 1 + LN \left( \frac{I_{(INRUSH)}}{I_{OL} - \frac{V_{(IN)}}{R_{L(SU)}}} \right) \right]$$

$$(12)$$

The power dissipation, with and without load, for selected start-up time must not exceed the shutdown limits as shown in Figure 38.




Figure 38. Thermal Shutdown Limit Plot

For the design example under discussion, select ramp-up capacitor  $C_{dVdT} = OPEN$ . Then, using Equation 2 we get Equation 13:



$$T_{dVdT} = 10^6 \text{ x } 12 \text{ x } (0 + 70 \text{ pF}) = 840 \text{ }\mu\text{s}$$
 (13)

The inrush current drawn by the load capacitance ( $C_{OUT}$ ) during ramp-up using Equation 7 is given by Equation 14:

$$I_{(INRUSH)} = 1 \mu F \times \frac{12}{840 \mu s} = 15 \text{ mA}$$
 (14)

The inrush power dissipation is calculated, using Equation 8 as shown in Equation 15:

$$P_{D(INRUSH)} = 0.5 \times 12 \times 15 \text{ m} = 90 \text{ mW}$$
 (15)

For 90 mW of power loss, the thermal shut down time of the device must not be less than the ramp-up time  $T_{\text{dVdT}}$  to avoid the false trip at maximum operating temperature. From thermal shutdown limit graph Figure 38 at  $T_A$  = 85°C, for 90 mW of power, the shutdown time is infinite. So it is safe to use 0.79 ms as start-up time without any load on output.

Considering the start-up with load 8  $\Omega$ , the additional power dissipation, when load is present during start-up is calculated, using Equation 9 we get Equation 16:

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 8} = 3 \text{ W}$$
 (16)

The total device power dissipation during start-up is given by Equation 17:

$$P_{D(STARTUP)} = 3 + 90 \text{ m} = 3.09 \text{ W}$$
 (17)


From thermal shutdown limit graph at  $T_A = 85^{\circ}C$ , the thermal shutdown time for 3.09 W is more than 100 ms. So it is well within acceptable limits to use no external capacitor ( $C_{dV/dT}$ ) with start-up load of 8  $\Omega$ .

If, due to large  $C_{OUT}$ , there is a need to decrease the power loss during start-up, it can be done with increase of  $C_{dVdT}$  capacitor.

#### 8.2.1.2.5 Support Component Selection—C<sub>VIN</sub>

 $C_{VIN}$  is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range of 0.001  $\mu F$  to 0.1  $\mu F$  is recommended for  $C_{VIN}$ .


#### 8.2.1.3 Application Curves



#### 8.2.2 Controlled Power Down using TPS25927x

When the device is disabled, the output voltage is left floating and power down profile is entirely dictated by the load. In some applications, this can lead to undesired activity as the load is not powered down to a defined state. Controlled output discharge can ensure the load is turned off completely and not in an undefined operational state. The BFET pin in TPS25927x family of eFuses facilitates Quick Output Discharge (QOD) function as illustrated in Figure 41 . When the device is/gets disabled, the BFET pin pulls low which enables the external P-MOSFET Q1 for discharge feature to function. The output voltage discharge rate is dictated by the output capacitor  $C_{\text{OUT}}$ , the discharge resistance  $R_{\text{DCHG}}$  and the load.





\*Optional & only for noise suppression

Figure 41. Circuit Implementation with Quick Output Discharge Function



## 9 Power Supply Recommendations

The device is designed for supply voltage range of 4.5 V  $\leq$  V<sub>IN</sub>  $\leq$  18 V. If the input supply is located more than a few inches from the device an input ceramic bypass capacitor higher than 0.1  $\mu$ F is recommended. Power supply must be rated higher than the current limit set to avoid voltage droops during over current and short-circuit conditions.

#### 9.1 Transient Protection

In case of short circuit and over load current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the input or output of the device. Such transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Schottky diode across the output to absorb negative spikes
- A low value ceramic capacitor ( $C_{(IN)} = 0.001 \, \mu\text{F}$  to 0.1  $\mu\text{F}$ ) to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated with Equation 18:

$$V_{\text{SPIKE}(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(LOAD)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$

#### where

- V<sub>(IN)</sub> is the nominal supply voltage
- I<sub>(LOAD)</sub> is the load current
- L<sub>(IN)</sub> equals the effective inductance seen looking into the source
- C<sub>(IN)</sub> is the capacitance present at the input

(18)

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in Figure 42.




Figure 42. Circuit Implementation with Optional Protection Components



## 9.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. Source bypassing, input leads, circuit layout and component selection, output shorting method, relative location of the short, and instrumentation all contribute to variation in results. The actual short itself exhibits a certain degree of randomness as it microscopically bounces and arcs. Care in configuration and methods must be used to obtain realistic results. Do not expect to see waveforms exactly like those in the data sheet; every setup differs.

Copyright © 2015–2017, Texas Instruments Incorporated



## 10 Layout

#### 10.1 Layout Guidelines


- For all applications, a 0.01-uF or greater ceramic decoupling capacitor is recommended between IN terminal and GND. For hot-plug applications, where input power path inductance is negligible, this capacitor can be eliminated/minimized.
- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care
  must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
  GND terminal of the IC. See Figure 43 for a PCB layout example.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC. The PCB ground must be a copper plane or island on the board.
- Locate all support components: R<sub>ILIM</sub>, C<sub>dVdT</sub> and resistors for EN/UVLO, close to their connection pin. Connect
  the other end of the component to the GND pin of the device with shortest trace length. The trace routing for
  the R<sub>ILIM</sub> and C<sub>dVdT</sub> components to the device must be as short as possible to reduce parasitic effects on the
  current limit and soft start timing. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
  device they are intended to protect, and routed with short traces to reduce inductance. For example, a
  protection Schottky diode is recommended to address negative transients due to switching of inductive loads,
  and it must be physically close to the OUT pins.
- Obtaining acceptable performance with alternate layout schemes is possible; however this layout has been shown to produce good results and is intended as a guideline.

## 10.2 Layout Example

Top layer

Bottom layer signal ground plane

O Via to signal ground plane



 $\ ^{*}$  Optional: Needed only to suppress the transients caused by inductive load switching

Figure 43. Layout Example

Submit Documentation Feedback



## 11 Device and Documentation Support

#### 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

For the TPS259270 PSpice Transient Model, see SLVMB88

For the TPS259271 PSpice Transient Model, see SLVMB91

## 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

TPS2592xx Design Calculator

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

<b>Table</b>	4.	Related	Links
--------------	----	---------	-------

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS259270	Click here	Click here	Click here	Click here	Click here	
TPS259271	Click here	Click here	Click here	Click here	Click here	

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.



## 11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS259270DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	259270	Samples
TPS259270DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	259270	Samples
TPS259271DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	259271	Samples
TPS259271DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	259271	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259270DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259270DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259270DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259270DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259271DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS259271DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 3-Jun-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259270DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS259270DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS259270DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS259270DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS259271DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS259271DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated