

# 2.5/3.3V 220MHz Zero-Delay Clock Buffer with 5 Outputs

#### **Features**

- Phase-Lock Loop Clock Distribution (Zero Input-to-Output Delay)
- Internal feedback connection
- Distributes one to one bank of five outputs
- High-Performance
  - 30 MHz to 220 MHz operation frequency range
  - <100ps output-to-output skew
  - <100ps cycle-to-cycle jitter
  - Low Power Consumption 25mA (outputs unloaded)
- Spread-spectrum capable
- Power supply
  - $\pm 2.5 V \pm 5\%$
  - +3.3V ±10%
- Temperature range
  - -40°C to +85°C Industrial temp range
- Packaging (Pb-free & Green):
  - -8-pin TSSOP (L8)
  - —8-pin SOIC (W8)

### **Description**


The PI6C22405 is a low-jitter, low-skew, high-speed Zero-Delay Buffer with five outputs designed to address high-speed clock distribution applications.

The PI6C22405 features an internal patented Phase Lock Loop (PLL) with high drive output capability and internal feedback.


The PI6C22405 operates from a  $2.5V\pm5\%$  or  $3.3V\pm10\%$  supply, guaranteed over the full industrial temperature range of -40°C to +85°C. All support documentation can be found on Pericom's web site at: www.pericom.com.

Pericom can customize these devices for specific requirements.

# **Block Diagram**



# **Pin Configuration**



#### **Pin Description**

Pin	Signal	Description	
1	REF	Reference clock input with weak pull down.	
2, 3, 5, 7	CLK2, CLK1, CLK3, CLK4,	ock output. Clock outputs contain a weak pull-down.	
8	CLKOUT	Clock output. Internal feedback on this pin.	
4	GND	Ground	
6	$V_{ m DD}$	Power	



# Maximum Ratings (1)

# **Operation Ratings**<sup>(2)</sup>

Supply Voltage				
V <sub>DD</sub>	+3.0V to +3.6V			
V <sub>DD</sub>	+2.375V to +2.625V			
Ambient Temperature (TA)0°C to +70°C				
Package Thermal Resistance (2)				
θЈА				
Still-Air	157°C/W			
θЈВ				
Junction-to-Board	42°C			

#### **Notes:**

- 1. Stresses greater then those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2.  $\theta$ JA and  $\theta$ JB values are determined for a 4-layer board in still-air, unless otherwise stated.

### **DC Electrical Characteristics**

Parameter	Description	Test Conditions			Max.	Units
V <sub>IL</sub> Input L	Input LOW Voltage	$V_{DD} = 3.3V$			0.8	
	Imput LOW voitage	$V_{DD} = 2.5V$			0.7	V
V <sub>IH</sub>	Innut IIICH Voltogo	$V_{DD} = 3.3V$		2.0		
	Input HIGH Voltage	$V_{DD} = 2.5V$		1.7		
$I_{ m IL}$	Input LOW Current	$V_{IN} = 0V$			10	
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$			100	μΑ
$V_{\mathrm{OL}}$	Output LOW Voltage	$I_{OL} = 12$ mA	$V_{DD} = 3.3V$		0.4	V
			$V_{DD} = 2.5V$		0.5	
$V_{\mathrm{OH}}$	Output HIGH Voltage	$V_{DD} = 2.5V, I_{OH} = -12mA$		1.8		]
		$V_{DD} = 3.3V, I_{OH} = -12mA$		2.4		
I <sub>DD</sub>	Supply Current	Unloaded outputs 66 MHz			25	mA



### **AC Electrical Characteristics**


Parameter	Description	<b>Test Conditions</b>		Min.	Typ.	Max.	Units
E	Outrout Erro accompan	$V_{DD} = 2.5V, C_L = 15pF$		10		200	MHz
F <sub>O</sub> Output Frequency		$V_{\rm DD} = 3.3 \text{V}, C_{\rm L} = 15 \text{pF}$		10		220	MHz
BW	Bandwidth for PLL	$V_{DD} = 2.5V$			0.8		MHz
		$V_{DD} = 3.3V$			1.5		
$t_{DC}$	Duty Cycle <sup>(1)(4)</sup>	Measured at V <sub>DD</sub> /2, 10pF load		45	50	55	%
to	Rise Time <sup>(1)(4)</sup>	For 3.3V: Measured between 0.8V and 2.0V @ 10pF				1	
t <sub>R</sub>	Kise Time	For 2.5V: Measured between 0.6V and 1.8V @ 10pF				1.8	nc
to	Fall Time <sup>(1)(4)</sup>	For 3.3V: Measured between 0.8V and 2.0V @ 10pF				1	ns
$t_{\mathrm{F}}$	Tan Time	For 2.5V: Measured between 0.6V and 1.8V @ 10pF				1.8	
f 17.5	Output to Output Skew <sup>(2)</sup>	All outputs equally	$V_{DD} = 3.3V$			90	ps
t <sub>sk(o)</sub>	Output to Output Skew(2)	loaded	$V_{DD} = 2.5V$			90	
t <sub>o</sub>	Delay, REF Rising Edge	Measured at V <sub>DD</sub> /2 @ 66MHz	$V_{DD} = 3.3V$	-100		100	
$t_0$	to CLKOUT Rising Edge <sup>(2)</sup>		$V_{DD} = 2.5V$	-200		200	
$t_{SK(D)}$	Device-to-device Skew <sup>(3)</sup>	Measured at V <sub>DD</sub> /2 on CLKx pins of device		-300		+300	
	Cycle-to-Cycle Jitter	15pF load, >66MHz, standard drive	$V_{DD} = 3.3V$		47	110	ps
			$V_{DD} = 2.5V$		42	90	
		15pF load, >66MHz, high drive	$V_{DD} = 3.3V$		45	100	
$t_{\mathrm{JIT}}$			$V_{DD} = 2.5V$		40	80	
GII		30pF load, >66MHz, standard drive	$V_{DD} = 3.3V$		63	120	
			$V_{DD} = 2.5V$		83	130	
		30pF load, >66MHz, high drive	$V_{DD} = 3.3V$		51	115	
			$V_{DD} = 2.5V$		66	115	
tрJ	Period Jitter (Peak)	15pF load, >66MHz, standard drive	$V_{DD} = 3.3V$		39	90	ps
			$V_{\rm DD} = 2.5 V$		28	60	
		15pF load, >66MHz, high drive	$V_{DD} = 3.3V$		39	85	
			$V_{DD} = 2.5V$		27	55	
		30pF load, >66MHz, standard drive  30pF load, >66MHz,	$V_{DD} = 3.3V$		48	85	
			$V_{DD} = 2.5V$		75	90	
			$V_{DD} = 3.3V$		43	75	
	40	high drive	$V_{DD} = 2.5V$		60	80	
$t_{LOCK}$	PLL Lock Time (1)	Stable power supply, valid clocks presented on REF pin				1.0	ms


#### Note:

- 1. See Switching Waveforms
- 2. All clock output should have the same loading to achieve zero delay between the input and outputs and zero output-to-output skew. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-to-output delay. If input-to-output delay adjustments are needed, the CLKOUT load may be changed to vary the delay between the REF input to the clock outputs. Output-to-output skew includes CLK 1-4.
- 3. Specifications are guaranteed by design and not production tested.
- 4. Measured at 100MHz.




## **Switching Waveforms**





## Packaging Mechanical: 8-Pin SOIC (W)




#### Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php



## Packaging Mechanical: 8-Pin TSSOP (L)



#### Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

# Ordering Information<sup>(1,2,3)</sup>

Ordering Code	Package Code	Package Description
PI6C22405WE	W	Pb-free & Green, 8-pin SOIC
PI6C22405WIE	W	Pb-free & Green, 8-pin SOIC, Industrial temp range
PI6C22405LE	L	Pb-free & Green, 8-pin TSSOP
PI6C22405LIE	L	Pb-free & Green, 8-pin TSSOP, Industrial temp range

#### Notes

- 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- 2. E = Pb-free & Green
- 3. Adding an X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com