

USB 2.0 Port Protection with Charger Detection

Features

- USB-device charger detector
- Can tolerate USB3.0-PD with VBUS = 20V
- USB Charging-type detection
- Battery Charging 1.2 (BC1.2) DCP
- Battery Charging 1.2 (BC1.2) CDP
- Battery Charging 1.2 (BC1.2) SDP
- Apple 1A, 2A & 2.4A dedicated chargers
- Samsung-Fast chargers
- YD/T-1951 dedicated chargers
- CEA-936 Carkit#1 and #2 chargers
- Integrated Power FET
- VBUS Tolerance up to 28V
- 1.7A Over-Current Protection (OCP)
- VBUS Over-Voltage Protection (OVP)
- Non-charging Accessory Detection
- USB On-The-Go (OTG) detection
- Mobile HDMI Link (MHL) device detection
- Wide Supply Voltage Range 3V to 5.5V
- I²C Programmability
- Small Package:
 - CSP 1.5x2.0-15L
 - UQFN 3x4x0.5mm 20L

Applications

- Personal Media Players
- Mobile Phones
- Tablet

Description

PI3USB9281C provides external detection for any USB-device. The part can detect various chargers available in the market, MHL accessories, OTG accessories, and carchargers per the CEA936 spec. It also integrates a power switch with over-voltage and over-current protections. The VBUSIN input pin can tolerate voltages up to 28V, which is important for USB3.0-PowerDelivery enabled ports. The new USB-3.0-PowerDelivery specification supports voltages up to 20V.

The PI3USB9281C can operate over a temperature range of -40 to +85 $^{\circ}$ C.

Typical applications involve portable & consumer applications, such as tablet, smart phones, digital cameras, and notebooks with integrated Li-ion batteries that charge via USB connectors.

Block Diagram




Figure 1. PI3USB9281C Block diagram

All trademarks are property of their respective owners. 2016-09-0005


www.diodes.com

1

9/30/2016 PT0574-1



Pin Configuration







Figure 2a CSP 1.5x2.0-15L with 0.4mm Pitch

Figure 2b UQFN 20L (3 X 4 X 0.5 mm)

Pin Descriptions

Name	Type	Default State	Description						
USB Inte	* *								
DPH	Signal Path	i Onen	D+ signal switch path, dedicated USB port to be connected to the resident USB transceiver on the device						
DNH	Signal Path	Open	D- signal switch path, dedicated USB port to be connected to the resident USB transceiver on the device						
Connecto	or Interface								
ID	Signal Path	Open	Connected to the USB connector ID pin and used for detecting accessories						
D+	Signal Path	Open	Connected to the USB connector D+ pin; depending on the signaling mode						
D-	Signal Path	Open	Connected to the USB connector D- pin; depending on the signaling mode						
V_{BUSIN}	Power Path	NA	Input voltage supply pin to be connected to the VBUS pin of the USB connector						
Power In	terface								
V_{BAT}	Power	INA	Input voltage supply pin to be connected to the device battery output or to an internal regulator						
$V_{\rm DDIO}$	Power	NA	Baseband processor interface I/O supply pin						
ENB	Input	Hi-Z	System enable for the circuit (Active Low)						
GND	Power	NA	Ground						
Charger	Interface								
V_{BUSOUT}	Power Path	NA	Output voltage supply pin to be connected to the source voltage pin on the charger IC						
V _{BUSDET}	Open-Drain Output	Hi-Z	Open-drain active LOW output when VBUSIN is valid						
I ² C Inter	face								
SCL	Input	Hi-Z	I ² C serial clock signal to be connected to the phone-based I ² C master						
SDA	Open-Drain I/O	Hi-Z	I ² C serial data signal to be connected to the phone-based I ² C master						
INTB	CMOS Output	LOW	Interrupt active LOW output used to prompt the phone baseband processor to read the I ² C register bits, indicates a change in ID pin status or accessory attach status						
NC		Hi-Z	No Connection						







Maximum Ratings

Storage Temperature65°C	C to +150°C
Supply Voltage from Battery/Baseband (VBAT/VDDIO)0.	.5V to +6.5V
Supply Voltage from Micro-USB Connector (VBUSIN)0.5	V to +28.0V
Switch I/O Voltage USB1.	.0V to $+5.5V$
Input Clamp Diode current	50mA
Charger Detect Pin Sink current (VBUSDET)	30mA
Switch I/O Current (Continuous) USB	50mA
Switch I/O Switch Peak Current (Pulsed at 1ms Duration, <10% Duty C	ycle)
USB, and All Other Channels	150mA
Charger FET	2A
ESD: HBM	3500V
HBM (USB connector pins: VBUSIN, D+, D-, ID to GND)	6500V

Note:


Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended operation conditions

Symbol	Parameter		Min.	Max.	Units
V_{BAT}	Battery Supply Voltage	3.0	5.5	V	
V_{BAT_TH}	Battery Supply Voltage Threshold	-	3.0	V	
$V_{ m BUSIN}$	V _{BUSIN} Pin Supply Voltage	4.0	5.5	V	
$V_{ m DDIO}$	Processor Supply Voltage		1.8	5.5	V
V_{SW}	Switch I/O Voltage	USB Path Active	0	3.6	V
C_{ID}	Capacitive Load on ID Pin for Reliable Acc	0	1.0	nF	
T_{A}	Operating Temperature	-40	85	${\mathcal C}$	

3







Switch Path DC Electrical Characteristics

Min and Max apply for T_A between -40 °C to 85 °C and T_J up to +125 °C (unless otherwise noted). Typical values are referenced to T_A =+25 °C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units					
USB Data	Switches (D+, D-)										
R _{ONUSB}	USB Switch On-Resistance	$I_{LOAD} = 8mA, V_{D+/D} = 0V, 0.4V$	-	2.5	3.3	Ω					
USB Analo	og Signal Voltage Range	V _{BAT} =3.0 to 4.4V	0	-	3.6	V					
Charging	FET Switch										
V_{BUS_th}	VBUSIN Detection Threshold Vo	3.1	3.5	3.7	V						
V_{BUS_hys}	VBUSIN Detection Hysteresis Vo	oltage, VBAT=3.6V, ENB=0V		100		mV					
V _{OVP}	Over-Voltage Protection (OVP)	6.2	6.8	7.2	V						
D	Charging FET On-Resistance	V _{BUSIN} =4.2V-5.0V, I _{LOAD} =1A, CSP 15L	-	100	150	mΩ					
R _{ONCHG}	Charging FET On-Resistance	V _{BUSIN} =4.2V-5.0V, I _{LOAD} =1A, QFN 20L	-	150	200	mΩ					
I_{OCP}	Over-Current Protection (OCP) Threshold Current ⁽²⁾	V _{BUSIN} =5V	1.4	1.7	2.0	A					
Host Inter	Host Interface Pins (INTB, VBUSDET)										
V_{OH}	Output High Voltage	I_{OH} =2mA, V_{BAT} =3.0 to 4.4V	$0.7 \times V_{DDIO}$	-	-	V					
V_{OL}	Output Low Voltage	I_{OL} =10mA, V_{BAT} =3.0 to 4.4V	-	-	0.4	V					
Current C	Consumption										
		No Accessory Static Current, V _{BAT} =3.6V,V _{BUSIN} =0V	-	20	30	μΑ					
I_{CC}	Battery Supply Current	With Accessory Static Current, V _{BAT} =3.6V,V _{BUSIN} =0V	-	50	80	μA					
		With Accessory Static Current, V _{BAT} =3.6V,V _{BUSIN} =5V	-	-	1	μΑ					
I _{STANDBY}	Battery Supply Standby Current	V _{BAT} =3.6V,V _{BUSIN} =0V,ENB=3.6V	-	-	1	μΑ					
I _{OFF}	Power-Off Leakage Current	$V_{BAT}=0V$, $V_{SW}=0$ to 4.4V	-	-	10	μΑ					
I _{ON(OFF)}	Off Leakage Current	V _{BAT} =3.0 to 4.4V, I/O pins=0.3V, 4.1V	-0.1	0.001	0.1	μΑ					
I_{IDSHORT}	Short-Circuit Current ⁽²⁾	V_{BAT} =3.0 to 4.4V, ID=0V	-	5	-	mA					

Note:

2. Limits based on electrical characterization data.

Capacitance ($T_A = -40 \text{ }\%$ to 85 %)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
C_{ONUSB}	D+, D- On Capacitance (USB Mode)	$V_{BAT}=3.8V$, $f=1MHz$	-	4.0	-	pF

4

^{1.} On-resistance is the voltage drop between the two terminals at the indicated current through the switch.





Switch AC Electrical Characteristics

Min and Max apply for T_A between -40 $^{\circ}$ C to 85 $^{\circ}$ C and TJ up to +125 $^{\circ}$ C (unless otherwise noted). Typical values are referenced to T_A =+25 $^{\circ}$ C, V_{BAT} =3.8V.

Symbol	Parameter Parameter		Test Conditions	Min.	Тур.	Max.	Units
$\mathrm{BW}_{\mathrm{USB}}$	-3dB Bandwidth of USB of	hannel		-	1300	-	MHz
O _{IRR}	OFF-Isolation	USB Mode	$f=1MHz$, $R_S=50\Omega$, $C_L=0$	-	-70	-	dB
v	Active Channel	USB Mode	$f=1MHz$, $R_S=50\Omega$, $C_L=0$	-	-70	-	dB
X_{TALK}	Crosstalk D+ to D-	USB Mode	$f=240MHz$, $R_S=50Ω$, $C_L=0$	-	-30	-	uБ
$t_{SK(P)}$	Skew of Opposite Transi Output (USB Mode)	tions of the Same	tr=tf=750ps (10-90%) at 240MHz, C _L =0pF, R _L =50Ω	-	30	-	ps
t _{I2CRST}	Time When I ² C_SDA at LOW to Cause a Reset	nd I ² C_SCL Both	-	15	-	-	ms
t _{INTMASK}	Time after INT Mask Cl INTB Goes LOW to Si after Interruptible Event Bit Set to "1"	gnal the Interrupt	l -	-	5	-	us
t _{SDPDET}	Time from V _{BUSIN} Valid with Charger FET C Switches Closed for Downstream Port	losed and USB		-	200	-	ms
t _{CHGOUT}	Charging Ports(CDP and I	closed for USB OCP)	See Figure 4 and Figure 5	-	200	-	ms
t _{CARKIT}	Time from V _{BUSIN} Valid or Type 2 Charger Detected		See Figure 8	-	130	-	ms
t _{IDDET}	Time from ID Not Floati to Signal Accessory Att Resistance-Based Only (V	ached that is ID	See Figure 9	-	100	-	ms

I²C Controller DC Electrical Characteristics

Crombal	Parameter		Fast Mode	(400kHz)	Units	
Symbol	rarameter		Min.	Max.	Units	
$V_{\rm IL}$	Low-Level Input Voltage		-0.5	$0.3V_{\rm DDIO}$	V	
V_{IH}	High-Level Input Voltage		$0.7V_{\mathrm{DDIO}}$	-	V	
V_{HYS}	Hysteresis of Schmitt Trigger Inputs	$V_{DDIO}>2V$	$0.05V_{\mathrm{DDIO}}$	-	V	
V HYS	Trysteresis of Schillitt Trigger inputs	$V_{\rm DDIO} < 2V$	$0.1V_{\rm DDIO}$	-	V	
17	Low-Level Output Voltage at 3mA Sink Current (Open-	$V_{\rm DDIO}>2V$	0	0.4	V	
V_{OL1}	Drain)	-	$0.2V_{\rm DDIO}$	V		
I_{I2C}	Input Current of I ² C SDA and SCL Pins, Input Voltage 0.26	V to2.34V	-10	10	μA	
$C_{\rm I}$	Capacitance for Each I/O Pin	•	-	10	pF	

I²C AC Electrical Characteristics

Crombal	Parameter	Fast Mode (4	00kHz)	Units
Symbol	Parameter	Min.	Max.	Units
f_{SCL}	SCL Clock Frequency	0	400	kHz
t _{HDSTA}	Hold Time (Repeated) START Condition	0.6	-	μs
t_{LOW}	LOW Period of SCL Clock	1.3	-	μs
t _{HIGH}	HIGH Period of SCL Clock	0.6	-	μs
t_{SETSTA}	Set-up Time for Repeated START Condition	0.6	-	μs
t_{HDDAT}	Data Hold Time	0	0.9	μs
t_{SETDAT}	Data Set-up Time ⁽¹⁾	250	-	ns
t_r	Rise Time of SDA and SCL Signals ⁽²⁾	-	300	m a
t_{f}	Fall Time of SDA and SCL Signals ⁽²⁾	-	300	ns
t _{SETSTO}	Set-up Time for STOP Condition	0.6	-	μs
$t_{ m BUF}$	Bus-Free Time between STOP and START Conditions	1.3	-	μs
t_{SP}	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns






Notes:

1. A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{\text{SETDAT}} \ge 250$ ns must be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $tr_{\text{max}} + t_{\text{SETDAT}} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C bus specification) before the SCL line is released.

2. C_b equals the total capacitance of one BUS line in pF. If mixed with high-speed devices, faster fall times are allowed according to the I²C specification.



Definition of Timing for Full-Speed Mode Devices on the I²C Bus


Table 2. I²C Slave Address

Name	Size (Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave Address	8	0	1	0	0	1	0	1	R/\overline{W}

Table 3 Register Map

Address	Register	Type	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01H	Device ID	Read	00000000		Versi	on ID: 0001	1		Vendor ID(Pericom): 000		
							Switch Open		Manual Switch		Global Interrupt Mask
02H	Control	Read/ Write	00011111		Reserved: -Read xxx -Write 000		0: Open all switches	Reserved: -Read 1 -Write 1	0: Manual configuration	Reserved: -Read 1 -Write 1	0: Does not Mask Interrupts
							1: Switch based on detection		1: Automatic configuration		1: Mask Interrupts
				OVP&OCP Recovery	OCP Event	OVP Event	-Rea	Reserved -Read xxx, -Write 000			Attach
03H	Interrupt	Read/ Clear		0: OVP and/or OCP event not recovered	0: No OCP event	0: No OVP event			0: No Interrup	ot	
				1: OVP and/or OCP event recovered	1: OCP event	1: OVP event	-Rea	Reserved: -Read xxx, -Write 000		1: accessory detached	1: accessory attached
				OVP&OCP	OCP	OVP	Reserved:	-Read xxx	, -Write 000	Detach	Attach
							0: No Intern	rupt Mask			
05H	Interrupt Mask	Read/ Write	00000000	1: Mask OVP&OCP Recovery interrupt	1: Mask OCP Event interrupt	1: Mask OVP Event interrupt	Reserved -Read xxx, -Wi			1: Mask Detach interrupt	1: Mask Attach interrupt
To be co	ontinued.										







Register Map (Continuously.)

Address	Register	Type	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					USB Charging (DCP)	USB Charging (CDP)	Car Kit Charger	Reserved: -Read x, -Write 0	USB Data (SDP)	OTG	MHL		
	ъ.			Reserved				0: No Det	tect				
0AH	Device Type	Read	00000000	-Read x, -Write 0	1: USB dedicated charging port (DCP) detected	1: USB charging downstream port (CDP) detected	1: USB Car Kit Charger detected	Reserved -Read x, -Write 0	1: USB standard downstream port (SDP) detected	1: USB OTG or Unidentified Devices detected	1: MHL detected		
ОВН	VBUS detect	Read/ Write	00000000		0: VBUSI detection enabled 1: VBUSI detection enabled detection disabled						Reserved-Read xx, -Write 00		
							Appl	le Charger '	Туре	Charger '	Гуре		
					Reserved:		0: No Detect			00: No con	nection		
0EH	Charger	Read	00000000	1 1.244 1 1.24		1: 2A	1: 1A	01: Reserved	Charger				
OLII	Status	read	00000000		-Write 000		Apple	Apple	Apple	10: Car Kit cha	arger type1		
					,,,,,,,		charger detected	charger detected	charger detected	11: Car Kit cha	rger Type 2		
	Manual	Read/			D- Connection	n		+ Connecti	on	V _{BUS} Connection			
13H	Switch	Write	00000000	000: Open			000: Open D-			00: Open VBUS sv			
	~			001: D- co	nnected to DNI	I of USB port	001: D+ conn	nected to DP	H of USB port	11: V _{BUSOUT} conne			
											Reset		
1BH ⁽²⁾	D4	Read/	x0001000			D J - D		W.:	00000		0: No Reset		
IBH	Reset	Write	X0001000			Reserved: -R	ead xxxxxxx	, -write 00	00000		1: Reset		
											(Always reads 0)		
1DH	VBUS	Read	00000000		V _{BUSIN} Valid						Reserved: - Read x, -		

Note:

- 1. Register address 04H, 06H, 07H, 08H, 09H, 0BH, 0CH, 0DH, 0FH, 10H, 11H, 12H, 14H, 15H, 16H, 17H, 18H, 19H, 1AH, 1CH, 1EH, 1FH, 20H and 21H are reserved.
- 2. 1BH reset should not be applied during the cycle of the device detection. Normally, it would be applied at least 40ms after the device detection completed.





Functional Description

USB Port Accessory Detection List

Summarized below in Table 4 are the types of USB2.0 ports that PI3USB9281C can detect.

Table 4. ID and V_{BUSIN} Detection for USB Devices

17	D+	D	USB	ID F	Resistance to G	ND ⁽⁵⁾	Accessory Detected ⁽¹⁾
V_{BUS}	D+	D-	switch	Min.	Тур.	Max.	Accessory Detected
X	X	X	Enable	GND	GND	GND	OTG
X	X	X	Disable	950Ω	1kΩ	1.05Ω	MHL
5V	X	X	Enable	190kΩ	$200 \mathrm{k}\Omega$	210kΩ	Car Kit Type 1 Charger ⁽²⁾
5V	X	X	Enable	419.9kΩ	$442k\Omega$	464kΩ	Car Kit Type 2 Charger ⁽²⁾
5V	2V	2.7V	Enable	$3M\Omega$	Open	Open	1A Apple Charger
5V	2.7V	2V	Enable	$3M\Omega$	Open	Open	2A Apple Charger
5V	2.7V	2.7V	Enable	$3M\Omega$	Open	Open	2.4A Apple Charger
5V	(3)	(3)	Enable	3ΜΩ	Open	Open	USBBC1.2 DCP mode or Samsung FAST Charger ⁽⁴⁾
5V	(3)	(3)	Enable	3ΜΩ	Open	Open	USB BC1.2 CDP Mode
5V	(3)	(3)	Enable	$3M\Omega$	Open	Open	USB BC1.2 SDP Mode

Notes:

- 1. The accessory type is reported in the Device Type 1 (0Ah) and Charger Status (0Eh) registers with each valid accessory detection.
- 2. Follows the ANSI/CEA-936-A USB Car Kit specification.
- 3. The PI3USB9281C follows the Battery Charging 1.2 specification, which uses D+ and D- to determine what USB accessory is attached.
- 4. Samsung 1.2V fast charger will recognize as DCP attachment and enable the fast charging operation.
- 5. For devices with ID resistance other than those listed in Table 1, PI3USB9281C reports device attachment through I²C to the embedded controller. The Unknown devices are mapped to OTG such that data switches are turned on to allow embedded controller to communicate and identify the unknown devices through USB protocols.

VBUSIN Detection Scheme

VBUSDET pin is used to indicate VBUSIN voltage level. The VBUSIN comparator stays awake in all cases including disable state (ENB=HIGH) and dead battery case (VBAT=0V). Tables below summarize the detection behavior for VBUSIN detection. All charger detections are disabled in disable state (ENB=HIGH). PI3USB9281C will undergo charger detection when the system is recovered from disable state (ENB = Transit from HIGH to LOW).

Table 5 VBUSDET outputs

VBUSIN Voltage level	VBUSDET
VBUSIN < 3.4V	High Impedance
VBUSIN ≥ 3.5V	Low

Table 6 Power supplies and control

Power supplies and control		Functionality			
VBUSIN	VBAT Supply	ENB	VBUSDET	I ² C & Registers	BC1.2 Detection
Low	Low	X(Don't care)	High Impedance	Reset	No charger plugin
High	Low	Low (Enabled)	Low with 30us wake up time	Normal operation	Charger detected
High	Low	High (Disabled)	Low with 30us wake up time	Reset	Detection disabled
High	High	Low (Enabled)	Low	Normal operation	Charger detected
High	High	High (Disabled)	Low	Reset	Detection disabled

Manual Mode Switch Control

In auto-mode, D+/D- data switches are turned on when there is VBUS. To manually control the on/off of D+/D- data switches, it can be controlled through setting register address: 0x13h to enter the manual switch mode. When manual mode is set, the switches are powered by VBAT when VBUS is absent. It helps ensure stable data connection during power role-swap.



USB Port Detection Flowchart




Figure 3. Accessory detection flowchart



USB Port Detection Timing

The following figures show the attach timing of the USB after insertion of accessories and the relationship between the INTB assertion and the VBUSDET assertion. PI3USB9281C has incorporated a V_{BUS} de-bounce circuit that waits a settle time of the USB cable.




Figure 4. USB Charging Downstream Port (CDP) Attach Timing




Figure 5. USB Dedicated Charging Port (DCP) Attach Timing






Figure 6. USB Standard Downstream Port (SDP) Attach Timing




Figure 7. Apple Chargers (1A/2A/2.4A) Attach Timing






Figure 8. Car Kit Type 1 and 2 Timing





Figure 9. USB Power Delivery (PD) Cables and Other Accessories Detection Timing




TYPICAL CHARACTERISTICS

Frequency response curve for USB switch channel (D+ to DPH,3db BW=1.3G))



Eye diagram for USB 2.0 High Speed









Mechanical Information

CSP 1.5 x 2.0-15L





20-Lead UQFN (3×4×0.55mm)



16-0139

Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Part Numbers	Package Code	Package
PI3USB9281CGEE	GE	15-Pin, 1.5 x 2.0 (CSP)
PI3USB9281CGEEX	GE	15-Pin, 1.5 x 2.0 (CSP), Tape & Reel
PI3USB9281CXWE	XW	20-Pin, 3×4×0.5mm (UQFN)
PI3USB9281CXWEX	XW	20-Pin, 3×4×0.5mm (UQFN), Tape & Reel

Note:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding X Suffix= Tape/Reel