

# **5 V Low Drop Voltage Regulator**





#### **Features**

- Output voltage tolerance ≤ ±2%
- 400 mA output current capability
- Low-drop voltage
- Very low standby current consumption
- Input voltage up to 40 V
- Overvoltage protection up to 60 V (≤ 400 ms)
- · Reset function down to 1 V output voltage
- ESD protection up to 2000 V
- Adjustable reset time
- On/off logic
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Wide temperature range
- Suitable for use in automotive electronics
- Green Product (RoHS compliant)

# **Potential applications**


- Automotive applications directly connected to the battery
- Applications with a protected power supply for off-board load

#### **Product validation**

Qualified for automotive applications. Product validation according to AEC-Q100/101.

# **Description**

TLE4267 is a 5 V low drop voltage regulator for automotive applications in the PG-TO263-7 or PG-DSO-14 package. It supplies an output current of greater than 400 mA. The IC is short-circuit-proof and has an overtemperature protection circuit.





# **5 V Low Drop Voltage Regulator**



Туре	Package	Marking
TLE4267G	PG-TO263-7	TLE4267
TLE4267GM	PG-DSO-14	TLE4267

# **5 V Low Drop Voltage Regulator**



# **Table of contents**

	Features
	Potential applications
	Product validation
	Description
	Table of contents
1	Block diagram
<b>2</b> 2.1 2.2	Pin configuration!Pin assignment PG-TO263-7!Pin assignment PG-DSO-14!
3.1 3.2 3.3	General product characteristics  Absolute maximum ratings  Functional range  Thermal resistance
<b>4</b> 4.1 4.2	Functional description       9         Electrical characteristics       10         Typical performance characteristics       12
5	Test and application circuit
6	Package outlines 18
7	Revision history

3



**Block diagram** 

# 1 Block diagram





Figure 1 Block diagram TLE4267



Pin configuration

# 2 Pin configuration

# 2.1 Pin assignment PG-TO263-7



**Figure 2 Pin configuration** (top view)

Table 1 Pin definitions and functions

Pin	Symbol	Function
1	I	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned on by High signal on this pin; internal pull-down resistor of 100 $k\Omega$
3	RO	Reset Output; open-collector output internally connected to the output via a resistor of 30 k $\Omega$
4	GND	Ground; connected to rear of chip
5	D	Reset Delay; connect via capacitor to GND
6	E6	<b>Hold;</b> see <b>Table 6</b> for function; this input is connected to output voltage via a pull-up resistor of 50 k $\Omega$
7	Q	<b>5 V Output;</b> block to GND with 22 $\mu$ F capacitor, ESR < 3 $\Omega$



Pin configuration

# 2.2 Pin assignment PG-DSO-14




Figure 3 Pin configuration (top view)

Table 2 Pin definitions and functions

Pin	Symbol	Function
1	I	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned on by High signal on this pin; internal pull-down resistor of 100 $k\Omega$
7	RO	Reset Output; open-collector output internally connected to the output via a resistor of 30 k $\Omega$
3, 4, 5, 10, 11, 12	GND	<b>Ground;</b> connected to rear of chip
8	D	Reset Delay; connect with capacitor to GND for setting delay
9	E6	<b>Hold;</b> see <b>Table 6</b> for function; this input is connected to output voltage via a pull-up resistor of 50 k $\Omega$
13	Q	<b>5 V Output;</b> block to GND with 22 μF capacitor, ESR ≤ 3 Ω
6, 14	N.C.	Not Connected



#### **General product characteristics**

### **3** General product characteristics

#### 3.1 Absolute maximum ratings

Table 3 Absolute maximum ratings<sup>1)</sup>

 $T_{\rm J}$  = -40 to 150°C

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number	
		Min.	Тур.	Max.				
Input	,		1	1			•	
Voltage	$V_{I}$	-42	_	42	V	_	P_3.1.1	
Voltage	V <sub>I</sub>	_	_	60	٧	<i>t</i> ≤ 400 ms	P_3.1.2	
Current	1,	_	_	_	_	Internally limited	P_3.1.3	
Reset output	,		1	1			•	
Voltage	$V_{RO}$	-0.3	_	7	٧	-	P_3.1.4	
Current	I <sub>RO</sub>	_	_	_	-	Internally limited	P_3.1.5	
Reset delay	,		1	1			•	
Voltage	$V_{D}$	-0.3	_	42	٧	-	P_3.1.6	
Current	I <sub>D</sub>	_	_	_	_	-	P_3.1.7	
Output	,		1	1			1	
Voltage	$V_{Q}$	-0.3	_	7	V	_	P_3.1.8	
Current	I <sub>Q</sub>	_	_	-	_	Internally limited	P_3.1.9	
Inhibit							·	
Voltage	V <sub>E2</sub>	-42	_	42	V	-	P_3.1.10	
Current	I <sub>E2</sub>	-5	_	5	mA	<i>t</i> ≤ 400 ms	P_3.1.1	
Hold					•			
Voltage	$V_{E6}$	-0.3	_	7	V	_	P_3.1.12	
Current	I <sub>E6</sub>	_	_	-	mA	Internally limited	P_3.1.1	
GND							·	
Current	$I_{GND}$	-0.5	_	-	Α	_	P_3.1.14	
Temperatures		•	•	•				
Junction temperature	$T_{J}$	_	-	150	°C	-	P_3.1.1	
Storage temperature	$T_{\rm stg}$	-50	_	150	°C	-	P_3.1.10	
						•		

<sup>1)</sup> Not subject to production test, specified by design.

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as outside normal operating range. Protection functions are not designed for continuous repetitive operation.

#### **5 V Low Drop Voltage Regulator**



#### **General product characteristics**

### 3.2 Functional range

Table 4 Functional range

Parameter	Symbol		Values U		Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Input voltage	V <sub>I</sub>	5.5	_	40	V	-	P_3.2.1
Junction temperature	$T_{J}$	-40	_	150	°C	-	P_3.2.2

Note:

Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

#### 3.3 Thermal resistance

Table 5 Thermal resistance

Parameter	Symbol		Values		Unit	Note or Test Condition	Number	
		Min.	Тур.	Max.				
PG-TO263-7 package			II.	1				
Junction ambient	$R_{\rm thja}$	-	-	70	K/W	-	P_3.3.4	
Junction-case	$R_{\rm thjc}$	_	_	6	K/W	-	P_3.3.5	
Junction-case	$Z_{\rm thjc}$	_	_	2	K/W	t < 1 ms	P_3.3.6	
PG-DSO-14 package	-						<u>"</u>	
Junction ambient	$R_{\rm thja}$	_	_	70	K/W	-	P_3.3.10	
Junction-pin	$R_{\rm thip}$	-	-	30	K/W	-	P_3.3.11	

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.



#### **Functional description**

#### 4 Functional description

#### **Application**

The IC regulates an input voltage  $V_1$  in the range of  $5.5 \,\mathrm{V} < V_1 < 40 \,\mathrm{V}$  to a nominal output voltage of  $V_Q = 5.0 \,\mathrm{V}$ . A reset signal is generated for an output voltage of  $V_Q < V_{RT}$  (typ.  $4.5 \,\mathrm{V}$ ). The reset delay can be set with an external capacitor. The device has two logic inputs. A voltage of  $V_{E2} > 4.0 \,\mathrm{V}$  applied to the E2-pin (e.g. by ignition) turns the device on. Depending on the voltage on pin E6 the IC may be kept in Hold active-state even if  $V_{E2}$  goes to low level (see **Table 6**). This makes it simple to implement a self-holding circuit without external components. When the device is turned off, the output voltage drops to  $0 \,\mathrm{V}$  and current consumption tends towards  $0 \,\mathrm{\mu A}$ .

#### **Design notes for external components**

The input capacitor  $C_1$  is necessary for compensation of line influences. The resonant circuit consisting of lead inductance and input capacitance can be damped by a resistor of approximately  $1 \Omega$  in series with  $C_1$ . The output capacitor is necessary for the stability of the regulating circuit. Stability is specified at values of  $C_0 \ge 22 \,\mu\text{F}$  and an ESR of  $\le 3 \,\Omega$  within the operating temperature range.

#### **Circuit description**

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturating of the power element.

The reset output RO is in high-state if the voltage on the delay capacitor  $C_D$  is greater or equal  $V_{UD}$ . The delay capacitance  $C_D$  is charged with the current  $I_D$  for output voltages greater than the reset threshold  $V_{RT}$ . If the output voltage drops below  $V_{RT}$  a fast discharge of the delay capacitor  $C_D$  sets in and as soon as  $V_{CD}$  drops below  $V_{LD}$  the reset output RO is set to low-level (see **Figure 6**). The reset delay can be set within a wide range by dimensioning the capacitance of the external capacitor.

Table 6 Truth table for turn-ON/turn-OFF logic

E2, Inhibit <sup>1)</sup>	E6, Hold <sup>2)</sup>	V <sub>Q</sub>	Remarks
L	Х	OFF	Initial state
Н	Х	ON	Regulator switched on via Inhibit, by ignition for example
Н	L	ON	Hold clamped active to ground by controller while Inhibit is still high
X	L	ON	Previous state remains, even if ignition is shutting off: self-holding state
L	L	ON	Ignition shut off while regulator is in self-holding state
L	Н	OFF	Regulator shut down by releasing of Hold while Inhibit remains Low, final state. No active clamping required by external self-holding circuit ( $\mu$ C) to keep regulator in off-state

<sup>1)</sup> Inhibit: E2 Enable function, active high.

Downloaded from Arrow.com.

<sup>2)</sup> Hold: E6 Hold and release function, active low.



#### **Functional description**

#### 4.1 Electrical characteristics

#### Table 7 Electrical characteristics

 $V_{\rm I}$  = 13.5 V; -40°C <  $T_{\rm J}$  < 125°C;  $V_{\rm E2}$  > 4 V (unless specified otherwise)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ameter	Symbol	Symbol Values			Unit	Note or Test Condition	Number
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			Min.	Тур.	Max.			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output voltage		4.9	5	5.1	V		P_4.1.1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	put voltage	$V_{Q}$	4.9	5	5.1	V		P_4.1.2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	put current limiting	$I_{Q}$	500	-	_	mA	T <sub>J</sub> = 25°C	P_4.1.3
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	Iq	_	-	50	μΑ	IC turned off	P_4.1.4
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	$I_{q}$	-	1.0	10	μΑ	3	P_4.1.5
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	$I_{q}$	-	1.3	4	mA		P_4.1.6
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$I_{q}$	-	_	60	mA	I <sub>Q</sub> = 400 mA	P_4.1.7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	·	$I_{q}$	-	-	80	mA		P_4.1.8
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	p voltage	$V_{Dr}$	_	0.3	0.6	V	$I_{\rm Q} = 400  \rm mA^{1)}$	P_4.1.9
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	d regulation	$\Delta V_{\rm Q}$	_	-	50	mV	5 mA ≤ I <sub>Q</sub> ≤ 400 mA	P_4.1.10
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ply-voltage regulation	$\Delta V_{\rm Q}$	-	15	25	mV	·	P_4.1.11
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ply-voltage rejection	SVR	-	54	_	dB	1	P_4.1.12
Switching threshold $V_{RT}$ 4.2 4.5 4.8 V - P. Reset High level - 4.5 V $R_{\rm ext}$ = $\infty$ P. Saturation voltage $V_{RO,SAT}$ - 0.1 0.4 V $R_{\rm R}$ = 4.7 k $\Omega^2$ ) P. Internal Pull-up resistor $R_{RO}$ - 30 - k $\Omega$ - P. Saturation voltage $V_{D,SAT}$ - 50 100 mV $V_{\rm Q}$ < $V_{\rm RT}$ P. Charge current $I_{\rm D}$ 8 15 25 $\mu$ A $V_{\rm D}$ = 1.5 V P. Upper delay switching threshold $V_{\rm UD}$ 2.6 3 3.3 V - P. Delay time $t_{\rm D}$ - 20 - ms $t_{\rm D}$ = 100 nF P. Lower delay switching threshold $V_{\rm LD}$ - 0.43 - V - P. Reset reaction time $t_{\rm RR}$ - 2 - $\mu$ s $t_{\rm D}$ = 100 nF P. Inhibit	gterm stability	$\Delta V_{\rm Q}$	_	0	_	mV	1000 h	P_4.1.13
Reset High level $-$ 4.5 $  V$ $R_{\rm ext} = \infty$ $P$ . Saturation voltage $V_{\rm RO,SAT}$ $-$ 0.1 0.4 $V$ $R_{\rm R} = 4.7~{\rm k}\Omega^{2)}$ $P$ . Internal Pull-up resistor $R_{\rm RO}$ $-$ 30 $ {\rm k}\Omega$ $ P$ . Saturation voltage $V_{\rm D,SAT}$ $-$ 50 100 mV $V_{\rm Q} < V_{\rm RT}$ $P$ . Charge current $I_{\rm D}$ 8 15 25 ${\rm \mu A}$ $V_{\rm D} = 1.5~{\rm V}$ $P$ . Upper delay switching threshold $V_{\rm UD}$ 2.6 3 3.3 $V_{\rm D}$ $ V_{\rm D}$ $         -$	et generator							
Saturation voltage $V_{RO,SAT}$ - 0.1 0.4 V $R_R = 4.7 \text{ k}\Omega^2$ P. Internal Pull-up resistor $R_{RO}$ - 30 - k $\Omega$ - P. Saturation voltage $V_{D,SAT}$ - 50 100 mV $V_Q < V_{RT}$ P. Charge current $I_D$ 8 15 25 $\mu$ A $V_D = 1.5 \text{ V}$ P. Upper delay switching threshold $V_{UD}$ 2.6 3 3.3 V - P. Delay time $t_D$ - 20 - ms $C_D = 100 \text{ nF}$ P. Lower delay switching threshold $V_{LD}$ - 0.43 - V - P. Reset reaction time $t_{RR}$ - 2 - $\mu$ S $C_D = 100 \text{ nF}$ P. Inhibit	tching threshold	$V_{RT}$	4.2	4.5	4.8	V	-	P_4.1.14
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	et High level	_	4.5	-	_	V	$R_{\rm ext} = \infty$	P_4.1.15
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	uration voltage	$V_{\rm RO,SAT}$	-	0.1	0.4	V	$R_{\rm R} = 4.7 \; {\rm k}\Omega^{2)}$	P_4.1.16
Charge current $I_D$ 8 15 25 $\mu$ A $V_D$ = 1.5 V P. Upper delay switching threshold $V_{UD}$ 2.6 3 3.3 V - P. Delay time $t_D$ - 20 - ms $C_D$ = 100 nF P. Lower delay switching threshold $V_{LD}$ - 0.43 - V - P. Reset reaction time $t_{RR}$ - 2 - $\mu$ S $C_D$ = 100 nF P. Inhibit	ernal Pull-up resistor		_	30	_	kΩ	-	P_4.1.17
Charge current $I_D$ 8 15 25 $\mu$ A $V_D$ = 1.5 $V$ P. Upper delay switching threshold $V_{UD}$ 2.6 3 3.3 $V$ – P. Delay time $t_D$ – 20 – $ms$ $C_D$ = 100 $n$ F P. Lower delay switching threshold $V_{LD}$ – 0.43 – $V$ – P. Reset reaction time $t_{RR}$ – 2 – $\mu$ S $C_D$ = 100 $n$ F P. Inhibit	uration voltage	$V_{\rm D,SAT}$	-	50	100	mV	$V_{\rm Q} < V_{\rm RT}$	P_4.1.18
Delay time $t_D$ - 20 - ms $C_D$ = 100 nF P. Lower delay switching threshold $V_{LD}$ - 0.43 - V - P. Reset reaction time $t_{RR}$ - 2 - $\mu$ s $C_D$ = 100 nF P. Inhibit	irge current		8	15	25	μΑ	V <sub>D</sub> = 1.5 V	P_4.1.19
Lower delay switching threshold $V_{LD}$ - 0.43 - V - P. Reset reaction time $t_{RR}$ - 2 - $\mu$ s $C_D$ = 100 nF P. Inhibit  Turn on voltage $V_{U,INH}$ - 3 4 V IC turned on P.	per delay switching threshold	$V_{\sf UD}$	2.6	3	3.3	V	-	P_4.1.20
Reset reaction time $t_{RR}$ - 2 - $\mu$ s $C_D$ = 100 nF P.  Inhibit  Turn on voltage $V_{U,INH}$ - 3 4 V IC turned on P.	ay time	$t_{D}$	_	20	_	ms	C <sub>D</sub> = 100 nF	P_4.1.21
Reset reaction time $t_{RR}$ – 2 – $\mu s$ $C_D$ = 100 nF P. Inhibit  Turn on voltage $V_{U,INH}$ – 3 4 V IC turned on P.	ver delay switching threshold	$V_{LD}$	_	0.43	_	V	-	P_4.1.22
Inhibit       Turn on voltage $V_{U,INH}$ -     3     4     V     IC turned on     P	et reaction time		_	2	_	μs	$C_{\rm D} = 100  \rm nF$	P_4.1.23
0,1111	ibit	•	•		•	•		•
	n on voltage	$V_{\rm U,INH}$	_	3	4	V	IC turned on	P_4.1.24
Turn on voltage $ V_{L,NH} $   2   -   -  V   IC turned off   P.	n off voltage	$V_{L,INH}$	2	-	_	V	IC turned off	P_4.1.25

#### **5 V Low Drop Voltage Regulator**



#### **Functional description**

#### **Table 7 Electrical characteristics** (cont'd)

 $V_{\rm I}$  = 13.5 V; -40°C <  $T_{\rm J}$  < 125°C;  $V_{\rm E2}$  > 4 V (unless specified otherwise)

Parameter	Symbol		Values			Note or Test Condition	Number
		Min.	Тур.	Max.			
Pull-down resistor	$R_{INH}$	50	100	200	kΩ	-	P_4.1.26
Hysteresis	$\Delta V_{\mathrm{INH}}$	0.2	0.5	0.8	V	-	P_4.1.27
Input current	I <sub>INH</sub>	-	35	100	μΑ	V <sub>INH</sub> = 4 V	P_4.1.28
Hold voltage	$V_{\rm U,HOLD}$	30	35	40	%	Referred to V <sub>Q</sub>	P_4.1.29
Turn off voltage	$V_{L,HOLD}$	60	70	80	%	Referred to V <sub>Q</sub>	P_4.1.30
Pull-up resistor	$R_{HOLD}$	20	50	100	kΩ	-	P_4.1.31
Overvoltage Protection	1			1			-
Turn off voltage	$V_{\rm I,OV}$	42	44	46	V	V <sub>I</sub> increasing	P_4.1.32
Turn on voltage	V <sub>I,turn on</sub>	36	-	-	V	V <sub>I</sub> decreasing after turn off	P_4.1.33

<sup>1)</sup> Drop voltage =  $V_1$  -  $V_Q$  (measured when the output voltage  $V_Q$  has dropped 100 mV from the nominal value obtained at  $V_1$  = 13.5 V).


<sup>2)</sup> The reset output is low for 1 V <  $V_{\rm Q}$  <  $V_{\rm RT}$ .




#### **Functional description**

# 4.2 Typical performance characteristics


# Output voltage $V_Q$ versus junction temperature $T_j$




# Drop voltage $V_{\rm Dr}$ versus output current $I_{\rm Q}$



# Charge current $I_D$ versus junction temperature $T_i$




# Delay switching threshold $V_{\rm UD}$ versus junction temperature $T_{\rm i}$




# infineon

#### **Functional description**


# Current consumption $I_q$ versus output current $I_Q$




# Output current limiting $I_{Q}$ versus junction temperature $T_{i}$



# Current consumption $I_q$ versus input voltage $V_I$



# Output current limiting $I_Q$ versus input voltage $V_I$




### **5 V Low Drop Voltage Regulator**




#### **Functional description**

# Output voltage $V_{\rm Q}$ versus inhibit voltage $V_{\rm INH}$



# Inhibit current $I_{\rm INH}$ versus inhibit voltage $V_{\rm INH}$





Test and application circuit

# 5 Test and application circuit




Figure 4 Test circuit TLE4267




Figure 5 Application circuit TLE4267

# infineon

### Test and application circuit




Figure 6 Time response

# infineon

#### Test and application circuit




Figure 7 Enable and Hold behavior



#### **Package outlines**

### 6 Package outlines

#### **Green Product** (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).





Figure 8 PG-TO263-7 (Plastic Transistor Single Outline)



18

Figure 9 PG-DSO-14 (Plastic Dual Small Outline)

For further information on alternative packages, please visit our website: <a href="http://www.infineon.com/packages">http://www.infineon.com/packages</a>.

Dimensions in mm

# **5 V Low Drop Voltage Regulator**



#### **Revision history**

# **7** Revision history

Revision	Date	Changes
2.6	2018-07-03	Discontinued product variants TLE4267 and TLE4267S removed from data sheet. Editorial changes. Package updated by optional chamfer for PG-DSO-14.
2.51	2012-02-20	Page 1: Cover page added. Page 4: Figure 1 "Block diagram TLE4267" updated with clear label for reset output pin. Page 15: Figure 5 "Application circuit TLE4267" updated with clear labels for inhibit, hold, reset and reset delay pin.
2.5	2007-03-20	Initial version of RoHS-compliant derivative of TLE4267:  Page 1: AEC certified statement added.  Page 1 and Page 18 ff: RoHS compliance statement and Green product feature added.  Page 1 and Page 18 ff: Package changed to RoHS compliant version Legal Disclaimer updated.

#### Trademarks

Edition 2018-07-03 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

**Document reference Z8F50686678** 

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.