# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



## 1. General description

The IP4790CZ38 is a single chip ElectroStatic Discharge (ESD) protection solution for the DisplayPort interfaces. The low capacitance, typically 0.7 pF to ground, supports the high data rates defined by the DisplayPort interface standard.

## 2. Features

- Robust ESD protection does not degrade even after several discharge incidents
- Low leakage, even after several hundred ESDs
- Very high ns diode switching speed and low line capacitance (0.7 pF to ground and 0.05 pF between channels) ensures signal integrity
- Integrated rail-to-rail clamping diodes with downstream ESD protection of ±8 kV according to IEC 61000-4-2, level 4 on all Main Link (ML) signal lines
- Matched 0.5 mm trace spacing
- Optimized TSSOP 38-pin package:
  - Highly integrated
  - Small footprint
  - PCB-level
  - RF-routing
  - Lead (Pb) free
- Complies with Directive 2002/95/EC, Restriction of Hazardous Substances (RoHS)

## 3. Applications

The IP4790CZ38 can be used with a range of DisplayPort devices including:

- Personal computer
- PC monitor
- Notebook

## 4. Ordering information

#### Table 1. Ordering information


Type number	Package		
	Name	Description	Version
IP4790CZ38	TSSOP38	plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm	SOT510-1



IP4790CZ38


**DisplayPort protection** 

## 5. Functional diagram



## 6. Pinning information

#### 6.1 Pinning





**Product data sheet** 

**DisplayPort protection** 

## 6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
VBIAS	1	bias voltage
GND	2	ground
ML_0A	3	main link 0A lane protection
n.c.	4	not connected
GND	5	ground
ML_1A	6	main link 1A lane protection
n.c.	7	not connected
GND	8	ground
ML_2A	9	main link 2A lane protection
n.c.	10	not connected
GND	11	ground
ML_3A	12	main link 3A lane protection
n.c.	13	not connected
GND	14	ground
n.c.	15, 16, 17, 18, 19	not connected
HOT_PLUC	G 20	Hot Plug signal protection
AUX_B	21	auxiliary channel B protection
AUX_A	22	auxiliary channel A protection
n.c.	23, 24	not connected
GND	25	ground
ML_3B	26	main link 3B lane protection
n.c.	27	not connected
GND	28	ground
ML_2B	29	main link 2B lane protection
n.c.	30	not connected
GND	31	ground
ML_1B	32	main link 1B lane protection
n.c.	33	not connected
GND	34	ground
ML_0B	35	main link 0B lane protection
n.c.	36	not connected
GND	37	ground
BIAS_CAP	38	capacitor bias (optional)

## 7. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Мах	Unit
$V_{\text{ESD}}$	electrostatic discharge voltage	signal pins to ground: ML_xA, ML_xB, AUX_A, AUX_B and HOT_PLUG	[1][2]	-	±8	kV
V <sub>VBIAS</sub>	voltage on pin VBIAS			GND – 0.5	5.5	V
T <sub>stg</sub>	storage temperature			-55	+125	°C
P <sub>tot</sub>	total power dissipation			-	0	mW

[1] Human Body Model (HBM) according IEC 61000-4-2, level 4.

[2] Where x = 0, 1, 2 and 3.

## 8. Characteristics

#### Table 4.Characteristics

 $T_{amb} = 25 \,^{\circ}\text{C}$ ; unless otherwise indicated.

	,						
Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
V <sub>BRzd</sub>	Zener diode breakdown voltage	measured with I = 1 mA		6	-	9	V
$V_{Fd}$	diode forward voltage			-	0.7	-	V
Pins ML_xA	, ML_xB[ <u>1]</u>						
I <sub>bck</sub>	back current	from pins ML_xA and ML_xB to bias; at power-down; V <sub>VBIAS</sub> < V <sub>ch(ML)</sub>	<u>[1]</u>	-	0.1	5	μA
I <sub>RM</sub>	reverse leakage current	per ML channel; measured with V = 3.0 V		-	-	1	μΑ
C <sub>ch</sub>	channel capacitance	$V_{VBIAS}$ = 5 V; f = 1 MHz; $V_{ch(ML)}$ = 2.5 V	[2]	-	0.7	-	pF
$\Delta C_{ch}$	channel capacitance difference	$V_{VBIAS}$ = 5 V; f = 1 MHz; $V_{ch(ML)}$ = 2.5 V	[2]	-	0.05	-	pF
$C_{ch(mutual)}$	mutual channel capacitance	between signal pin and n.c. pin; V <sub>VBIAS</sub> = 0 V; f = 1 MHz; V <sub>ch(ML)</sub> = 2.5 V	[2]	-	0.07	-	pF
R <sub>dyn</sub>	dynamic resistance	positive transient; measured with I = 1 A	[3]	-	2.4	-	Ω
		negative transient; measured with I = 1 A	[3]	-	1.3	-	Ω
V <sub>CL(ch)trt(pos)</sub>	positive transient channel clamping voltage	$V_{ESD} = \pm 8 \text{ kV}$	<u>[4]</u>	-	8	-	V


[1] Where x = 0, 1, 2 and 3.

[2] This parameter is guaranteed by design and verified by device characterization.

[3] According to IEC 61000-4-5/9.

[4] Human Body Model (HBM) according IEC 61000-4-2, level 4.

## 9. Application information




The IP4790CZ38 simplifies the protection of an DisplayPort interface.

Connecting an optional 100 nF capacitor to the BIAS\_CAP pin (lead 38) enhances the ESD protection clamping performance. The VBIAS pin reduces the capacitive load of the ESD protection and  $V_{VBIAS}$  can be in the range 2.5 V to 5.5 V.

#### **NXP Semiconductors**

IP4790CZ38 DisplayPort protection

## 10. Package outline



#### Fig 4. Package outline SOT510-1 (TSSOP38)

IP4790CZ38\_1

Product data sheet

## **11. Soldering of SMD packages**

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 11.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 11.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 11.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

P4790CZ38\_1 Product data sheet

#### 11.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 5</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 5 and 6

#### Table 5. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C	;)
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

#### Table 6. Lead-free process (from J-STD-020C)


Package thickness (mm)	Package reflow te	mperature (°C)	
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 5.

IP4790CZ38

**DisplayPort protection** 



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

## **12. Revision history**

Table 7. Revision hist	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
IP4790CZ38_1	20080714	Product data sheet	-	-

## 13. Legal information

#### 13.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 14. Contact information

For more information, please visit: http://www.nxp.com


For sales office addresses, please send an email to: salesaddresses@nxp.com

IP4790CZ38\_1

## IP4790CZ38


## **15. Contents**

1	General description 1
2	Features 1
3	Applications 1
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning 2
6.2	Pin description 3
7	Limiting values 4
8	Characteristics 4
9	Application information 5
10	Package outline 6
11	Soldering of SMD packages 7
<b>11</b> 11.1	Soldering of SMD packages
11.1 11.2	Introduction to soldering
11.1 11.2 11.3	Introduction to soldering
11.1 11.2 11.3 11.4	Introduction to soldering7Wave and reflow soldering7Wave soldering7Reflow soldering8
11.1 11.2 11.3	Introduction to soldering7Wave and reflow soldering7Wave soldering7Reflow soldering8Revision history9
11.1 11.2 11.3 11.4	Introduction to soldering7Wave and reflow soldering7Wave soldering7Reflow soldering8
11.1 11.2 11.3 11.4 <b>12</b>	Introduction to soldering7Wave and reflow soldering7Wave soldering7Reflow soldering8Revision history9
11.1 11.2 11.3 11.4 <b>12</b> <b>13</b>	Introduction to soldering7Wave and reflow soldering7Wave soldering7Reflow soldering8Revision history9Legal information10
11.1 11.2 11.3 11.4 <b>12</b> <b>13</b> 13.1 13.2 13.3	Introduction to soldering       7         Wave and reflow soldering       7         Wave soldering       7         Reflow soldering       8         Revision history       9         Legal information       10         Data sheet status       10         Definitions       10         Disclaimers       10
11.1 11.2 11.3 11.4 <b>12</b> 13.1 13.1 13.2	Introduction to soldering       7         Wave and reflow soldering       7         Wave soldering       7         Reflow soldering       8         Revision history       9         Legal information       10         Data sheet status       10         Definitions       10
11.1 11.2 11.3 11.4 <b>12</b> <b>13</b> 13.1 13.2 13.3	Introduction to soldering       7         Wave and reflow soldering       7         Wave soldering       7         Reflow soldering       8         Revision history       9         Legal information       10         Data sheet status       10         Definitions       10         Disclaimers       10



© NXP B.V. 2008.

All rights reserved.



Date of release: 14 July 2008 Document identifier: IP4790CZ38\_1

