## Smart High-Side Power Switch <br> Two Channels: $2 \times 30 \mathrm{~m} \Omega$

## Current Sense

## Product Summary

| Operating Voltage | $\mathrm{V}_{\text {bb(on) }}$ |  | $5.0 \ldots 34 \mathrm{~V}$ |  |
| :--- | :--- | :--- | :--- | :---: |
|  | Active channels | one | two parallel |  |
| On-state Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $30 \mathrm{~m} \Omega$ | $15 \mathrm{~m} \Omega$ |  |
| Nominal load current | $\mathrm{I}_{\mathrm{L}(\mathrm{NOM})}$ | 5.5 A | 8.5 A |  |
| Current limitation | $\mathrm{I}_{\mathrm{L}(\mathrm{SCr})}$ | 24 A | 24 A |  |

## Package



## General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS ${ }^{\circledR}$ technology.
- Providing embedded protective functions


## Applications

- $\mu \mathrm{C}$ compatible high-side power switch with diagnostic feedback for 12 V and 24 V grounded loads
- All types of resistive, inductive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits


## Basic Functions

- CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- Fast demagnetization of inductive loads
- Logic ground independent from load ground


## Protection Functions

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of $\mathrm{V}_{\mathrm{bb}}$ protection
- Electrostatic discharge protection (ESD)


## Diagnostic Functions

- Proportinal load current sense
- Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state


Smart High-Side Power Switch BTS740S2

Functional diagram


## Pin Definitions and Functions

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline 1,10, \\ & 11,12, \\ & 15,16, \\ & 19,20 \end{aligned}$ | $\mathrm{V}_{\mathrm{bb}}$ | Positive power supply voltage. Design the wiring for the simultaneous max. short circuit currents from channel 1 to 2 and also for low thermal resistance |
| 3 | IN1 | Input 1,2, activates channel 1,2 in case of logic high signal |
| 7 | IN2 |  |
| 17,18 | OUT1 | Output 1,2, protected high-side power output of channel 1,2 . Both pins of each output have to be connected in parallel for operation according ths spec (e.g. $\mathrm{k}_{\mathrm{ils}}$ ). Design the wiring for the max. short circuit current |
| 13,14 | OUT2 |  |
| 4 | ST1 | Diagnostic feedback 1,2 of channel 1,2, open drain, invers to input level |
| 8 | ST2 |  |
| 2 | GND1 | Ground 1 of chip 1 (channel 1) |
| 6 | GND2 | Ground 2 of chip 2 (channel 2) |
| 5 | IS1 | Sense current output 1,2; proportional to the load current, zero in the case of current limitation of the load current |
| 9 | IS2 |  |

## Pin configuration

| (top view) |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{bb}}$ |  | 20 | $V_{b b}$ |
| GND1 | 2 | 19 | $V_{b b}$ |
| IN1 | 3 | 18 | OUT1 |
| ST1 | 4 | 17 | OUT1 |
| IS1 | 5 | 16 | $\mathrm{V}_{\mathrm{bb}}$ |
| GND2 | 6 | 15 | $\mathrm{V}_{\mathrm{bb}}$ |
| IN2 | 7 | 14 | OUT2 |
| ST2 | 8 | 13 | OUT2 |
| IS2 | 9 | 12 | $\mathrm{V}_{\mathrm{bb}}$ |
| $\mathrm{V}_{\mathrm{bb}}$ | 10 | 11 | $\mathrm{V}_{\mathrm{bb}}$ |

لaximum Ratings at $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ unless otherwise specified

| ＇arameter | Symbol | Values | Unit |
| :---: | :---: | :---: | :---: |
| Jupply voltage（overvoltage protection see page 5） | $V_{\text {bb }}$ | 43 | V |
| supply voltage for full short circuit protection $\Gamma_{\text {i,start }}=-40 \ldots+150^{\circ} \mathrm{C}$ | $V_{\text {bb }}$ | 34 | V |
| ．oad current（Short－circuit current，see page 5） | IL | self－limited | A |
| oad dump protection ${ }^{1)} V_{\text {LoadDump }}=V_{\mathrm{A}}+V_{\mathrm{s}}, V_{\mathrm{A}}=13.5 \mathrm{~V}$ $R_{l^{2}}{ }^{2}=2 \Omega, t_{\mathrm{d}}=200 \mathrm{~ms} ; \mathbb{N}=$ low or high， each channel loaded with $R_{L}=7.0 \Omega$ ， | $V_{\text {Load dump }}{ }^{3)}$ | 60 | V |
| ）perating temperature range itorage temperature range | $\begin{aligned} & \frac{T_{\mathrm{j}}}{T_{\text {stg }}} \end{aligned}$ | $\begin{aligned} & -40 \ldots+150 \\ & -55 \ldots+150 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| ＇ower dissipation（DC）${ }^{4)}$ $T_{\mathrm{a}}=25^{\circ} \mathrm{C}$ ： <br> （all channels active） $T_{\mathrm{a}}=85^{\circ} \mathrm{C}$ ： | $P_{\text {tot }}$ | 3.8 2.0 | W |
| Aaximal switchable inductance，single pulse $\left.\mathrm{V}_{\mathrm{bb}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}, \text { start }}=150^{\circ} \mathrm{C}^{4}\right)$ <br> $I_{\mathrm{L}}=5.5 \mathrm{~A}, E_{\text {AS }}=370 \mathrm{~mJ}, 0 \Omega$ <br> one channel： $L_{\mathrm{L}}=8.5 \mathrm{~A}, E_{\mathrm{AS}}=790 \mathrm{~mJ}, 0 \Omega$ <br> two parallel channels： <br> see diagrams on page 10 | $\mathrm{Z}_{\mathrm{L}}$ | 18 16 | mH |
| 三lectrostatic discharge capability（ESD） <br> acc．MIL－STD883D，method 3015.7 and ESD assn．std．S5．1－1993 $\mathrm{R}=1.5 \mathrm{k} \Omega ; \mathrm{C}=100 \mathrm{pF}$ | $V$ ESD | 1.0 4.0 8.0 | kV |
| nput voltage（DC） | $V_{\text {IN }}$ | －10 ．．．+16 | V |
| jurrent through input pin（DC） うurrent through status pin（DC） うurrent through current sense pin（DC） see internal circuit diagram page 9 | $\begin{array}{\|l\|l} \hline I_{\mathrm{N}} \\ I_{\mathrm{ST}} \\ I_{\mathrm{IS}} \end{array}$ | $\pm 2.0$ $\pm 5.0$ $\pm 14$ | mA |

「hermal Characteristics

| ＇arameter and Conditions |  | Symbol | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | Max |  |
| －hermal resistance junction－soldering point ${ }^{4,5)}$ | each channel： |  | $R_{\text {this }}$ | －－ | －－ | 12 | K／W |
| junction－ambient ${ }^{\text {4 }}$ | one channel active： all channels active： | $R_{\text {thja }}$ | －－ | 40 33 | －－ |  |

[^0]Smart High-Side Power Switch BTS740S2

| Parameter and Conditions, each of the two channels | Symbol |  | alue |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| at $\mathrm{T}_{\mathrm{j}}=-40 \ldots+150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{bb}}=12 \mathrm{~V}$ unless otherwise specified |  | min | typ | max |  |  |

Load Switching Capabilities and Characteristics

| $\begin{array}{r} \hline \text { On-state resistance }\left(\mathrm{V}_{\mathrm{bb}} \text { to OUT }\right) ; \mathrm{IL}=5 \mathrm{~A} \\ \text { each channel, } \\ \\ T_{\mathrm{j}}=25^{\circ} \mathrm{C}: \\ T_{\mathrm{j}}=150^{\circ} \mathrm{C}: \\ \text { two parallel channels, } \\ T_{\mathrm{j}}=25^{\circ} \mathrm{C}: \\ \hline \end{array}$ | $\mathrm{R}_{\text {ON }}$ | -- | $\begin{aligned} & 27 \\ & 54 \\ & 14 \end{aligned}$ | $\begin{aligned} & 30 \\ & 60 \\ & 15 \\ & \hline \end{aligned}$ | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage drop limitation at small load currents, see page 14 $\mathrm{L}=0.5 \mathrm{~A}$ $T_{\mathrm{j}}=-40 \ldots+150^{\circ} \mathrm{C}:$ | $V_{\text {ON(NL) }}$ | -- | 50 | -- | mV |
| Nominal load current one channel active: two parallel channels active: Device on $\mathrm{PCB}^{6}$ ), $T_{\mathrm{a}}=85^{\circ} \mathrm{C}, T_{\mathrm{j}} \leq 150^{\circ} \mathrm{C}$ | L(NOM) | $\begin{aligned} & 4.9 \\ & 7.8 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 8.5 \end{aligned}$ | -- | A |
| Output current while GND disconnected or pulled up7); $\mathrm{Vbb}=30 \mathrm{~V}, \mathrm{VIN}_{\mathrm{I}}=0$, see diagram page 10 | L(GNDhigh) | -- | -- | 8 | mA |
| Turn-on time ${ }^{8}$ ( IN $\$ to $90 \% V_{\text {OUT }}$ : | $t_{\text {on }}$ | 25 | 70 | 150 | $\mu \mathrm{s}$ |
| Turn-off time $\qquad$ to $10 \% V_{\text {OUT: }}$ $R_{\mathrm{L}}=12 \Omega$ | $t_{\text {off }}$ | 25 | 80 | 200 |  |
| $\begin{aligned} & \text { Slew rate on }{ }^{8)} \\ & 10 \text { to } 30 \% V_{\text {OUT, }} R_{\mathrm{L}}=12 \Omega \text { : } \end{aligned}$ | $\mathrm{d} V / \mathrm{dt}_{\text {on }}$ | 0.1 | -- | 1 | $\mathrm{V} / \mathrm{\mu s}$ |
| $\begin{aligned} & \text { Slew rate off }{ }^{\text {S }} \\ & 70 \text { to } 40 \% V_{\text {OUT, }} R_{\mathrm{L}}=12 \Omega \text { : } \end{aligned}$ | -d $V / \mathrm{dt}_{\text {off }}$ | 0.1 | -- | 1 | V/ $\mu \mathrm{s}$ |

Operating Parameters

| Operating voltage ${ }^{\text {9 }}$ | $V_{\text {bb(on) }}$ | 5.0 | -- | 34 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Undervoltage shutdown | $V_{\text {bb }}$ (under) | 3.2 | -- | 5.0 | V |
| $\begin{array}{lr}\text { Undervoltage restart } & T_{\mathrm{j}}=-40 \ldots+25^{\circ} \mathrm{C}: \\ T_{\mathrm{j}=+150}{ }^{\circ} \mathrm{C}:\end{array}$ | $V_{\text {bb( }}$ r rst) | -- | 4.5 | $\begin{aligned} & 5.5 \\ & 6.0 \\ & \hline \end{aligned}$ | V |
| Undervoltage restart of charge pump see diagram page 13 $\begin{array}{r} T_{\mathrm{j}}=-40 \ldots+25^{\circ} \mathrm{C}: \\ T_{\mathrm{j}}=150^{\circ} \mathrm{C}: \end{array}$ | $V_{\text {bb(ucp) }}$ | -- | 4.7 | $\begin{aligned} & 6.5 \\ & 7.0 \\ & \hline \end{aligned}$ | V |
| Undervoltage hysteresis <br> $\Delta V_{b b}$ (under) $=V_{b b}\left(\right.$ u rst) $-V_{b b}$ (under) | $\Delta V_{\text {bb(under) }}$ | -- | 0.5 | -- | V |
| Overvoltage shutdown | $V_{\text {bb(over }}$ | 34 | -- | 43 | V |
| Overvoltage restart | $V_{\mathrm{bb}}(\mathrm{orst})$ | 33 | -- | -- | V |

6) Device on $50 \mathrm{~mm} * 50 \mathrm{~mm} * 1.5 \mathrm{~mm}$ epoxy PCB FR4 with $6 \mathrm{~cm}^{2}$ (one layer, $70 \mu \mathrm{~m}$ thick) copper area for $\mathrm{V}_{\mathrm{bb}}$ connection. PCB is vertical without blown air. See page 15
7) not subject to production test, specified by design
8) See timing diagram on page 11.
9) At supply voltage increase up to $V_{\mathrm{bb}}=4.7 \mathrm{~V}$ typ without charge pump, $V_{\mathrm{OUT}} \approx V_{\mathrm{bb}}-2 \mathrm{~V}$

| Parameter and Conditions, each of the two channels | Symbol | Values |  |  | Unit |
| :--- | ---: | ---: | ---: | ---: | ---: |
| at $T_{j}=-40 \ldots+150^{\circ} \mathrm{C}, V_{b b}=12 \mathrm{~V}$ unless otherwise specified |  | min | typ | max |  |


| Overvoltage hysteresis | $\Delta V_{\text {bb(over }}$ | -- | 1 | -- | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Overvoltage protection ${ }^{10)} \quad$$T_{j}=-40:$ <br> $l_{\mathrm{bb}}=40 \mathrm{~mA}$$\quad T_{\mathrm{j}}=+25 \ldots+150^{\circ} \mathrm{C}:$ | $V_{\text {bb(Az) }}$ | $\begin{aligned} & 41 \\ & 43 \end{aligned}$ | 47 | 52 | V |
| Standby current ${ }^{11^{\prime}}$ $T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \ldots 25^{\circ} \mathrm{C}:$ <br> $\mathrm{V}_{\text {IN }}=0 ;$ $T_{\mathrm{j}}=150^{\circ} \mathrm{C}:$ | $\mathrm{l}_{\mathrm{bb} \text { (off) }}$ | -- | 8 24 | 30 50 | $\mu \mathrm{A}$ |
| Leakage output current (included in $I_{\text {bb(off) }}$ ) $V \mathbb{I N}=0$ | $L_{\text {(0ff) }}$ | -- | -- | 20 | $\mu \mathrm{A}$ |
| Operating current ${ }^{12)}$, $V_{\mathrm{IN}}=5 \mathrm{~V}$, <br> $I_{\mathrm{GND}}=I_{\mathrm{GND} 1}+I_{\mathrm{GND} 2}, \quad$ one channel on: two channels on: | IGND | -- | 1.2 2.4 | 3 6 | mA |

## Protection Functions ${ }^{13)}$

| Current limit, (see timing diagrams, page 12) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} T_{\mathrm{j}}=-40^{\circ} \mathrm{C}: \\ T_{\mathrm{j}}=25^{\circ} \mathrm{C}: \\ T_{\mathrm{j}}=+150^{\circ} \mathrm{C}: \\ \hline \end{array}$ | $L_{\text {L(lim) }}$ | $\begin{aligned} & 48 \\ & 40 \\ & 31 \\ & \hline \end{aligned}$ | $\begin{aligned} & 56 \\ & 50 \\ & 37 \end{aligned}$ | $\begin{aligned} & 65 \\ & 58 \\ & 45 \end{aligned}$ | A |
| Repetitive short circuit current limit, $\begin{array}{lr} T_{\mathrm{j}}=T_{\mathrm{jt}} & \begin{array}{r} \text { each channel } \end{array} \\ \text { (see timing diagrams, page 12) } & \text { two parallel channels } \end{array}$ | L(SCr) | -- | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ | -- | A |
| Initial short circuit shutdown time $\quad T_{\mathrm{j}, \text { start }}=25^{\circ} \mathrm{C}$ : (see timing diagrams on page 12) | $t_{\text {off( }}(\mathrm{SC})$ | -- | 2.0 | -- | ms |
| Output clamp (inductive load switch off) ${ }^{14)}$ at $\operatorname{VON}(C L)=V b b-V O U T, I L=40 \mathrm{~mA} \quad T_{j}=-40^{\circ} \mathrm{C}$ : $T_{\mathrm{j}}=25^{\circ} \mathrm{C} \ldots 150^{\circ} \mathrm{C}:$ | $V_{\text {ON(CL) }}$ | $\begin{aligned} & 41 \\ & 43 \end{aligned}$ | 47 | 52 | V |
| Thermal overload trip temperature | $T_{\text {jt }}$ | 150 | -- | -- | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis | $\Delta T_{\text {jt }}$ | -- | 10 | -- | K |

10) Supply voltages higher than $\mathrm{V}_{\mathrm{bb}(\mathrm{AZ})}$ require an external current limit for the GND and status pins (a $150 \Omega$ resistor in the GND connection is recommended). See also VON(CL) in table of protection functions and circuit diagram page 9 .
11) Measured with load; for the whole device; all channels off
12) Add $I_{S T}$, if $I_{S T}>0$

13 Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.
14) If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest $\mathrm{V}_{\mathrm{ON}(\mathrm{CI})}$
rarameter and condumons, eacn ot the two cnanneis at $\mathrm{T}_{\mathrm{j}}=-40 \ldots+150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{bb}}=12 \mathrm{~V}$ unless otherwise specified

| values |  |  |
| ---: | ---: | ---: |
| $\min$ | typ | $\max$ |

UIII

## Reverse Battery

| Reverse battery voltage $\left.{ }^{15}\right)$ | $-V_{b b}$ | -- | -- | 32 | $V$ |
| :--- | :--- | ---: | ---: | ---: | ---: |
| Drain-source diode voltage $\left(V_{\text {out }}>V_{b b}\right)$ <br> $h=-4.0 A, T_{j}=+150^{\circ} \mathrm{C}$ | $-V_{\mathrm{ON}}$ | -- | 600 | -- | mV |

## Diagnostic Characteristics

| Current sense ratio ${ }^{16)}$, static on-condition, $\begin{aligned} & V_{\text {IS }}=0 \ldots 5 \mathrm{~V}, V_{\text {bb }}(\text { on })=6.5^{17)} \ldots 27 \mathrm{~V}, \\ & \text { klLIS }=I_{\mathrm{L}} / / / \mathrm{IS} \\ & T_{\mathrm{j}}=-40^{\circ} \mathrm{C}, I_{\mathrm{L}}=5 \mathrm{~A}: \\ & T_{\mathrm{j}}=-40^{\circ} \mathrm{C}, I_{\mathrm{L}}=0.5 \mathrm{~A}: \\ & T_{\mathrm{j}}=25 \ldots+150^{\circ} \mathrm{C}, I_{\mathrm{L}}=5 \mathrm{~A}: \\ & T_{\mathrm{j}}=25 \ldots+150^{\circ} \mathrm{C}, I_{\mathrm{L}}=0.5 \mathrm{~A}: \end{aligned}$ | $k_{\text {ILIS }}$ | $\begin{aligned} & 4350 \\ & 3100 \\ & 4350 \\ & 3800 \end{aligned}$ | $\begin{aligned} & 4800 \\ & 4800 \\ & 4800 \\ & 4800 \end{aligned}$ | $\begin{aligned} & 5800 \\ & 7800 \\ & 5350 \\ & 6300 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current sense output voltage limitation $T_{\mathrm{j}}=-40 \ldots+150^{\circ} \mathrm{C} \quad \mathrm{IS}=0, \mathrm{~L}=5 \mathrm{~A}:$ | $V_{\text {IS(Iim) }}$ | 5.4 | 6.1 | 6.9 | V |
| Current sense leakage/offset current $\begin{array}{r} T_{\mathrm{J}}=-40 \ldots+150^{\circ} \mathrm{C} \\ \\ V \text { IN }=0, V I S=0, L=0: \\ V \text { IN }=5 \mathrm{~V}, V \text { VIS }=0, \mathrm{~L}=0: \\ \text { VIS }=0, \text { VOUT }=0 \text { (short circuit) } \end{array}$ | IS(LL) IS(LH) <br> $I_{\mathrm{IS}(\mathrm{SH})}{ }^{18)}$ | 0 0 0 | -- | $\begin{array}{r} 1 \\ 15 \\ 10 \end{array}$ | $\mu \mathrm{A}$ |
| Current sense settling time to $I_{\text {IS static }} \pm 10 \%$ after positive input slope ${ }^{18}$ ), $\mathrm{L}=0 \quad \Gamma 5 \mathrm{~A}$ | $t_{\text {son(IS) }}$ | -- | -- | 300 | $\mu \mathrm{s}$ |
| Current sense settling time to $10 \%$ of $I_{\text {IS }}$ static after negative input slope ${ }^{18)}, \mathrm{L}=5 \quad\llcorner 0 \mathrm{~A}$ | $t_{\text {soff(IIS) }}$ | -- | 30 | 100 | $\mu \mathrm{s}$ |
| Current sense rise time ( $60 \%$ to $90 \%$ ) after change of load current ${ }^{18)} / \mathrm{L}=2.5-5 \mathrm{~A}$ | $t_{\text {slc (IS }}$ | -- | 10 | -- | $\mu \mathrm{s}$ |
| Open load detection voltage ${ }^{19}$ ) (off-condition) | $V_{\text {OUT(OL) }}$ | 2 | 3 | 4 | V |
| Internal output pull down (pin 17,18 to 2 resp. 13,14 to 6 ), VOUT=5 V | Ro | 5 | 15 | 40 | $\mathrm{k} \Omega$ |

[^1]Parameter and Conditions, each of the two channels at $T_{j}=-40 \ldots+150^{\circ} \mathrm{C}, V_{b b}=12 \mathrm{~V}$ unless otherwise specified

| Symbol | Values |  |  | Unit |
| :---: | ---: | ---: | ---: | :---: |
|  | $\min$ | typ | $\max$ |  |

## Input and Status Feedback ${ }^{20}$ )

| Input resistance (see circuit page 9) | $R_{1}$ | 3.0 | 4.5 | 7.0 | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input turn-on threshold voltage | $V_{\operatorname{IN}(\mathrm{T}+)}$ | -- | -- | 3.5 | V |
| Input turn-off threshold voltage | $V_{\text {IN(T-) }}$ | 1.5 | -- | -- | V |
| Input threshold hysteresis | $\Delta V_{\text {IN(T) }}$ | -- | 0.5 | -- | V |
| Off state input current $\quad V_{\text {IN }}=0.4 \mathrm{~V}$ : | $I_{\text {IN(off) }}$ | 1 | -- | 50 | $\mu \mathrm{A}$ |
| On state input current $\quad V_{\text {IN }}=5 \mathrm{~V}$ : | $I_{\text {N(on) }}$ | 20 | 50 | 90 | $\mu \mathrm{A}$ |
| Delay time for status with open load after Input neg. slope (see diagram page 13) | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{ST}} \mathrm{OL} 3\right)$ | -- | 400 | -- | $\mu \mathrm{s}$ |
| Status delay after positive input slope (not subject to production test, specified by design) | $t_{\text {don(ST) }}$ | -- | 13 | -- | $\mu \mathrm{s}$ |
| Status delay after negative input slope (not subject to production test, specified by design) | $t_{\text {doff( }}$ (ST) | -- | 1 | -- | $\mu \mathrm{s}$ |
| Status output (open drain) |  |  |  |  |  |
| Zener limit voltage $T_{j}=-40 \ldots+150^{\circ} \mathrm{C}, \mathrm{I}_{\text {ST }}=+1.6 \mathrm{~mA}$ : | $V_{\text {ST(high }}$ | 5.4 | 6.1 | 6.9 | V |
| ST low voltage $\quad T_{j}=-40 \ldots+25^{\circ} \mathrm{C}$, $I_{\mathrm{ST}}=+1.6 \mathrm{~mA}$ : $T_{\mathrm{j}}=+150^{\circ} \mathrm{C}, I_{\mathrm{ST}}=+1.6 \mathrm{~mA}:$ | $V_{\text {ST(Iow) }}$ | -- | -- | 0.4 0.7 |  |
| Status leakage current, $\mathrm{V}_{\text {ST }}=5 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{j}}=25 \ldots+150^{\circ} \mathrm{C}$ : | $I_{\text {ST(high }}$ | -- | -- | 2 | $\mu \mathrm{A}$ |

20) If ground resistors $\mathrm{R}_{\mathrm{GND}}$ are used, add the voltage drop across these resistors.

## Iruth Iable

|  | Input 1 | Output 1 | Status 1 | Current <br> Sense 1 |
| :---: | :---: | :---: | :---: | :---: |
|  | Input 2 | Output 2 | Status 2 | Current Sense 2 |
|  | level | level | level | IIS |
| Normal operation | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $0$ nominal |
| Currentlimitation | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| Short circuit to GND | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{gathered} \mathbf{L} \\ \left.\mathbf{L}^{21}\right) \end{gathered}$ | $\begin{aligned} & \mathbf{H} \\ & \mathbf{H} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| Overtemperature | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathbf{H} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| Short circuit to $V_{b b}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \left.\mathrm{L}^{22}\right) \\ \mathrm{L} \end{gathered}$ | $\begin{gathered} \hline \mathbf{0} \\ \text { <nominal 23) } \end{gathered}$ |
| Open load | $\begin{aligned} & L \\ & H \end{aligned}$ | $\begin{gathered} \left.L^{24}\right) \\ H \end{gathered}$ | $\begin{gathered} H\left(L^{25}\right) \\ L \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| Undervoltage | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| Overvoltage | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathbf{H} \\ & \mathbf{L} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| Negative output voltage clamp | L | L | H | 0 |

$\mathrm{L}=$ "Low" Level $\quad \mathrm{X}=$ don't care $\quad \mathrm{Z}=$ high impedance, potential depends on external circuit $\mathrm{H}=$ "High" Level Status signal after the time delay shown in the diagrams (see fig 5. page 13) Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The current sense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

## Terms



Leadframe $\left(\mathrm{V}_{\mathrm{bb}}\right)$ is connected to pin $1,10,11,12,15,16,19,20$
External $\mathrm{R}_{\mathrm{GND}}$ optional; two resistors $\mathrm{R}_{\mathrm{GND} 1}, \mathrm{R}_{\mathrm{GND} 2}=150 \Omega$ or a single resistor $\mathrm{R}_{\mathrm{GND}}=75 \Omega$ for reverse battery protection up to the max. operating voltage.
21) The voltage drop over the power transistor is $V_{b b}-V_{O U T}>3 V$ typ. Under this condition the sense current $I_{\mathrm{I}}$ is zero
22) An external short of output to $V_{b b}$, in the off state, causes an internal current from output to ground. If $R_{G N D}$ is used, an offset voltage at the GND and ST pins will occur and the $\mathrm{V}_{\text {ST low }}$ signal may be errorious.
${ }^{23}$ ) Low ohmic short to $V_{\mathrm{bb}}$ may reduce the output current $I_{\mathrm{L}}$ and therefore also the sense current $I_{\mathrm{IS}}$.
24) Power Transistor off. hiah imbedance

Input circuit (ESD protection), IN1 or IN2


The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Status output, ST1 or ST2


ESD-Zener diode: 6.1 V typ., max 5.0 mA ; RST(ON) < $375 \Omega$ at 1.6 mA . The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

## Current sense output



ESD-Zener diode: 6.1 V typ., max 14 mA ; $R_{I S}=1 \mathrm{k} \Omega$ nominal

Inductive and overvoltage output clamp, OUT1 or OUT2


VON clamped to $\mathrm{VON}(\mathrm{CL})=47 \mathrm{~V}$ typ.

Overvoltage and reverse batt. protection

$V_{\mathrm{Z} 1}=6.1 \mathrm{~V}$ typ., $V_{\mathrm{Z} 2}=47 \mathrm{~V}$ typ., $R_{\mathrm{GND}}=150 \Omega$,
$R_{\mathrm{ST}}=15 \mathrm{k} \Omega, R_{\mathrm{I}}=4.5 \mathrm{k} \Omega$ typ., $R_{\mathrm{I}}=1 \mathrm{k} \Omega, R_{\mathrm{V}}=15 \mathrm{k} \Omega$,
In case of reverse battery the current has to be limited by the load. Temperature protection is not active

Open-load detection OUT1 or OUT2
OFF-state diagnostic condition:
$V_{\text {Out }}>3 \mathrm{~V}$ typ.; IN low


Mivレ UISUUIIICレレ


Any kind of load．In case of $\mathrm{IN}=$ high is $V_{\mathrm{OUT}} \approx V_{\mathrm{IN}}-V_{\mathrm{IN}}(\mathrm{T}+)$ ． Due to VGND＞0，no VST＝low signal available．

## GND disconnect with GND pull up



Any kind of load．If $V_{G N D}>V_{I N}-V_{I N}(T+)$ device stays off Due to VGND＞0，no VST＝low signal available．

## Vbb disconnect with energized inductive load



For inductive load currents up to the limits defined by $Z_{L}$ （max．ratings and diagram on page 10）each switch is protected against loss of $\mathrm{V}_{\mathrm{bb}}$ ．
Consider at your PCB layout that in the case of Vbb dis－ connection with energized inductive load all the load current flows through the GND connection．


Energy stored in load inductance：

$$
E_{\mathrm{L}}=1 / 2 \cdot L \cdot I_{\mathrm{L}}^{2}
$$

While demagnetizing load inductance，the energy dissipated in PROFET is

$$
E_{A S}=E_{b b}+E_{L}-E_{R}=V_{O N(C L)} \cdot i_{L}(t) d t,
$$

with an approximate solution for $R_{L}>0 \Omega$ ：

$$
E_{\mathrm{AS}}=\frac{\mathrm{IL} \cdot \mathrm{~L}}{2 \cdot R_{\mathrm{L}}}\left(\mathrm{~V}_{\mathrm{bb}}+\mid \mathrm{V}_{\mathrm{OUT}(\mathrm{CL}) \mid}\right) \ln \left(1+\frac{\mathrm{IL} \cdot \mathrm{R}_{\mathrm{L}}}{\left|\mathrm{~V}_{\mathrm{OUT}(\mathrm{CL})}\right|}\right)
$$

Maximum allowable load inductance for a single switch off（one channel）${ }^{4}$


## Timing diagrams

Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

Figure 1a: Switching a resistive load, change of load current in on-condition:


The sense signal is not valid during settling time after turn or change of load current.

Figure 1b: $V_{b b}$ turn on:


Figure 2a: Switching a resistive load, turn-on/off time and slew rate definition:


Figure 2b: Switching a lamp:

$\wedge V_{\text {OUT }}$

${ }^{I}$


Figure 2c: Switching a lamp with current limit:


Figure 2d: Switching an inductive load

*) if the time constant of load is too large, open-load-status may occur

Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling


IS $1=0$


Heating up of the chip may require several milliseconds, depending on external conditions

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)

$S 1=I S 2=0$


ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a sinale null-un resistor

Figure 4a: Overtemperature:
Reset if $T_{\mathrm{j}}<T_{\mathrm{jt}}$


Figure 5a: Open load: detection (with $\mathrm{REXT}_{\mathrm{EX}}$ ), turn on/off to open load


Figure 6a: Undervoltage:


Figure 6b: Undervoltage restart of charge pump

charge pump starts at $V_{\mathrm{bb}(\mathrm{ucp})}=4.7 \mathrm{~V}$ typ.

Figure 7a: Overvoltage:


Figure 8a: Current sense versus load current ${ }^{26}::$


26 This range for the current sense ratio refers to all devices. The accuracv of the $k_{\text {.in }}$ can be raised at

Figure 8b: Current sense ratio:


Figure 9a: Output voltage drop versus load current:


## Package Outlines



Figure 1 PG-DSO-20 (Plastic Dual Small Outline Package) (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e $\mathrm{Pb}-$ free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).
Please specify the package needed (e.g. green package) when placing an order

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Revision History

| Version | Date | Changes |
| :--- | :--- | :--- |
| 1.0 | $2007-05-13$ | Creation of the green datasheet. |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Edition 2007-05-13

Published by
Infineon Technologies AG
81726 Munich, Germany
© Infineon Technologies AG 5/13/07.
All Rights Reserved.

## Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

## Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

## Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.


[^0]:    ）Supply voltages higher than $\mathrm{V}_{\mathrm{bb}(\mathrm{AZ})}$ require an external current limit for the GND and status pins（a $150 \Omega$ resistor for the GND connection is recommended．
    ）$R_{1}$＝internal resistance of the load dump test pulse generator
    ）$V_{\text {Load dump }}$ is setup without the DUT connected to the generator per ISO 7637－1 and DIN 40839
    ）Device on $50 \mathrm{~mm} * 50 \mathrm{~mm} * 1.5 \mathrm{~mm}$ epoxy PCB FR4 with $6 \mathrm{~cm}^{2}$（one layer， $70 \mu \mathrm{~m}$ thick）copper area for $\mathrm{V}_{\mathrm{bb}}$ annnantinn DCR ic unrtinal inithnoit hlnum sir Connome 15

[^1]:    15) Requires a $150 \Omega$ resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 9).
    16) This range for the current sense ratio refers to all devices. The accuracy of the $k_{\text {ILIS }}$ can be raised at least by a factor of two by matching the value of $k_{\text {LIS }}$ for every single device.
    In the case of current limitation the sense current $I_{\text {S }}$ is zero and the diagnostic feedback potential $V_{\text {ST }}$ is High. See figure 2c, page 12.
    17) Valid if $V_{b b}(u r s t)$ was exceeded before.
    18) not subject to production test, specified by design
    19) Fxternal null un resistor reanuired for onen Inad detection in off state
