CBT3251

1-of-8 FET multiplexer/demultiplexer Rev. 2 — 16 September 2013

Product data sheet

1. **General description**

The CBT3251 is a 1-of-8 high-speed TTL-compatible FET multiplexer/demultiplexer. The low ON-resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When output enable (OE) is LOW, the CBT3251 is enabled. S0, S1 and S2 select one of the Bn outputs for the A input data.

The CBT3251 is characterized for operation from -40 °C to +85 °C.

Features and benefits 2.

- \blacksquare 5 Ω switch connection between two ports
- TTL-compatible input levels
- Minimal propagation delay through the switch
- Latch-up protection exceeds 100 mA per JEDEC standard JESD78 class II level A
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C

Ordering information 3.

Table 1. **Ordering information**


Type number	Temperature range	Package						
		Name	Description	Version				
CBT3251D	–40 °C to +85 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
CBT3251DB	–40 °C to +85 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1				
CBT3251DS	–40 °C to +85 °C	SSOP16[1]	plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT519-1				
CBT3251PW	–40 °C to +85 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				

^[1] Also known as QSOP16.



1-of-8 FET multiplexer/demultiplexer

4. Functional diagram




Downloaded from Arrow.com.

1-of-8 FET multiplexer/demultiplexer

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
B1, B2, B3, B4, B5, B6, B7, B8	1, 2, 3, 4, 12, 13, 14, 15	B outputs/inputs
A	5	A input/output
n.c.	6	not connected
OE	7	output enable (active LOW)
S2, S1, S0	9, 10, 11	select control input
GND	8	ground (0 V)
V _{CC}	16	positive supply voltage

Downloaded from Arrow.com.

1-of-8 FET multiplexer/demultiplexer

6. Functional description

Table 3. Function selection

H = HIGH voltage level; L = LOW voltage level; X = Don't care.

Inputs				Switch
OE	S2	S1	S0	
L	L	L	L	A to B1
L	L	L	Н	A to B2
L	L	Н	L	A to B3
L	L	Н	Н	A to B4
L	Н	L	L	A to B5
L	Н	L	Н	A to B6
L	Н	Н	L	A to B7
L	Н	Н	Н	A to B8
Н	Χ	Х	Х	switch off

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
V_{I}	input voltage		<u>[1]</u> –0.5	+7.0	V
I _{SW}	switch current	continuous current through each switch	-	128	mA
I _{IK}	input clamping current	V _I < 0 V	-50	_	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$			
		SO16 package	[2] -	500	mW
		SSOP16 package	[3] -	500	mW
		TSSOP16 package	<u>[3]</u> -	500	mW

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8. Recommended operating conditions

Table 5. Operating conditions

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		4.5	5.5	V
V_{IH}	HIGH-level input voltage		2.0	-	V
V_{IL}	LOW-level input voltage		-	0.8	V
T _{amb}	ambient temperature	operating in free-air	-40	+85	°C

CBT3251

All information provided in this document is subject to legal disclaimers.

^[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

^[3] For SSOP16 and TSSOP16 package: P_{tot} derates linearly with 5.5 mW/K above 70 °C.

1-of-8 FET multiplexer/demultiplexer

9. Static characteristics

Table 6. Static characteristics

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}.$

Doromotor	Conditions	Min	Tyro	Mov	l ln:4
raiaiiietei	Continons	IVIIII	тур	IVIAX	Unit
input clamping voltage	$V_{CC} = 4.5 \text{ V}; I_I = -18 \text{ mA}$	-	-	-1.2	V
pass voltage	$V_I = V_{CC} = 5.0 \ V; \ I_O = -100 \ \mu A$	<u>[1]</u> 3.6	3.9	4.2	V
input leakage current	V_{CC} = 5.5 V; V_I = GND or 5.5 V	-	-	±1	μΑ
supply current	V_{CC} = 5.5 V; I_O = 0 mA; V_I = V_{CC} or GND	-	-	3	μΑ
additional supply current	per input; $V_{CC} = 5.5 \text{ V}$; one input at 3.4 V, other inputs at V_{CC} or GND	[3] _	-	2.5	mA
input capacitance	control pins; $V_I = 3 \text{ V or } 0 \text{ V}$	<u>[1]</u> _	3.5	-	pF
off-state input/output capacitance	A port; $V_O = 3 \text{ V or } 0 \text{ V}$; $\overline{OE} = V_{CC}$	<u>[1]</u> _	17.5	-	pF
	B port; $V_O = 3 \text{ V or } 0 \text{ V}$; $\overline{OE} = V_{CC}$	<u>[1]</u> _	4.0	-	pF
ON resistance	V _{CC} = 4 V	<u>[4]</u>			
	$V_I = 2.4 \text{ V}; I_I = 15 \text{ mA}$	[2]	5	20	Ω
	V _{CC} = 4.5 V	<u>[4]</u>			
	$V_{I} = 0 \ V; \ I_{I} = 64 \ mA$	<u>[1]</u> _	5	7	Ω
	$V_{I} = 0 \ V; \ I_{I} = 30 \ mA$	<u>[1]</u> _	5	7	Ω
	$V_1 = 2.4 \text{ V}; I_1 = 15 \text{ mA}$	<u>[1]</u> _	10	15	Ω
	pass voltage input leakage current supply current additional supply current input capacitance off-state input/output capacitance	input clamping voltage $V_{CC} = 4.5 \text{ V}; \text{ I}_{I} = -18 \text{ mA}$ pass voltage $V_{I} = V_{CC} = 5.0 \text{ V}; \text{ I}_{O} = -100 \mu\text{A}$ input leakage current $V_{CC} = 5.5 \text{ V}; \text{ V}_{I} = \text{GND or } 5.5 \text{ V}$ supply current $V_{CC} = 5.5 \text{ V}; \text{ I}_{O} = 0 \text{ mA};$ $V_{I} = V_{CC} \text{ or GND}$ additional supply current $P_{CC} = 5.5 \text{ V}; \text{ one input at } 3.4 \text{ V}, \text{ other inputs at } V_{CC} \text{ or GND}$ input capacitance $Control \text{ pins}; \text{ V}_{I} = 3 \text{ V or } 0 \text{ V}; \overline{OE} = \text{V}_{CC}$ B port; $V_{O} = 3 \text{ V or } 0 \text{ V}; \overline{OE} = \text{V}_{CC}$ ON resistance $V_{CC} = 4 \text{ V}$ $V_{I} = 2.4 \text{ V}; \text{ I}_{I} = 15 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$ $V_{I} = 0 \text{ V}; \text{ I}_{I} = 64 \text{ mA}$ $V_{I} = 0 \text{ V}; \text{ I}_{I} = 30 \text{ mA}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	input clamping voltage $V_{CC} = 4.5 \text{ V}; \ I_I = -18 \text{ mA}$ pass voltage $V_I = V_{CC} = 5.0 \text{ V}; \ I_O = -100 \ \mu\text{A}$ [1] 3.6 3.9 input leakage current $V_{CC} = 5.5 \text{ V}; \ V_I = \text{GND or } 5.5 \text{ V}$ supply current $V_{CC} = 5.5 \text{ V}; \ V_I = \text{GND or } 5.5 \text{ V}$	input clamping voltage $V_{CC} = 4.5 \text{ V}; \ I_1 = -18 \text{ mA}$ 1.2 pass voltage $V_1 = V_{CC} = 5.0 \text{ V}; \ I_0 = -100 \ \mu\text{A}$ [1] 3.6 3.9 4.2 input leakage current $V_{CC} = 5.5 \text{ V}; \ V_1 = \text{GND or } 5.5 \text{ V}$ ±1 supply current $V_{CC} = 5.5 \text{ V}; \ I_0 = 0 \text{ mA}; \ V_1 = V_{CC} \text{ or GND}$ 3 additional supply current $V_{CC} = 5.5 \text{ V}; \ I_0 = 0 \text{ mA}; \ V_1 = V_{CC} \text{ or GND}$ [3] 2.5 2.5 additional supply current per input; $V_{CC} = 5.5 \text{ V}; \ \text{one input at } 3.4 \text{ V}, \ \text{other inputs at } V_{CC} \text{ or GND}$ input capacitance control pins; $V_1 = 3 \text{ V or } 0 \text{ V}$ [1] - 3.5 - off-state input/output capacitance A port; $V_0 = 3 \text{ V or } 0 \text{ V}; \ \overline{\text{OE}} = V_{CC}$ [1] - 17.5 - B port; $V_0 = 3 \text{ V or } 0 \text{ V}; \ \overline{\text{OE}} = V_{CC}$ [1] - 4.0 - ON resistance $V_{CC} = 4 \text{ V} \qquad $

^[1] Typical value is measured at V_{CC} = 5 V; T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

 $T_{amb} = -40$ °C to +85 °C; $V_{CC} = 4.5$ V to 5.5 V; for test circuit, see <u>Figure 6</u>.

Symbol	Parameter	Conditions	Min	Max	Unit
t _{pd}	propagation delay	A to Bn or Bn to A; see Figure 4	[1][2] _	0.25	ns
		Sn to A; see Figure 4	[1][2] 1.5	5.5	ns
t _{en}	enable time	OE to A or Bn; see Figure 5	<u>[2]</u> 1.5	5.6	ns
		Sn to Bn; see Figure 5	<u>[2]</u> 1.6	5.8	ns
t _{dis}	disable time	OE to A or Bn; see Figure 5	<u>[2]</u> 1.9	6.4	ns
		Sn to Bn; see Figure 5	2.3	6.2	ns

^[1] This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical ON resistance of the switch and a load capacitance, when driven by an ideal voltage source (zero output impedance).

 $\begin{array}{ll} [2] & t_{PLH} \mbox{ and } t_{PHL} \mbox{ are the same as } t_{pd.} \\ & t_{PZL} \mbox{ and } t_{PZH} \mbox{ are the same as } t_{en.} \\ & t_{PLZ} \mbox{ and } t_{PHZ} \mbox{ are the same as } t_{dis.} \end{array}$

CBT3251

All information provided in this document is subject to legal disclaimers.


^[2] Typical value is measured at $V_{CC} = 4 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$.

^[3] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

^[4] Measured by the voltage drop between the A and the Bn terminals at the indicated current through the switch. The lowest voltage of the two (A or Bn) terminals determines the ON resistance.

1-of-8 FET multiplexer/demultiplexer


11. AC waveforms



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 4. The input (A; Bn) to output (Bn; A) or input (Sn) to output (A) propagation delay times



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Fig 5. Enable and disable times


Table 8. Measurement points

Supply voltage	Input		Output				
V _{CC}	VI	V _M	V _M	V _X	V _Y		
4.5 V to 5.5 V	GND to 3.0 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V		

1-of-8 FET multiplexer/demultiplexer

12. Test information





Test data is given in Table 9.

Definitions for test circuit:

R_I = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 6. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input Load V _{EXT}						
V _{CC}	V _I	t _r , t _f	C _L	R_L	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
4.5 V to 5.5 V	GND to 3.0 V	≤ 2.5 ns	50 pF	500Ω	open	7.0 V	open

1-of-8 FET multiplexer/demultiplexer

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig 7. Package outline SOT109-1 (SO16)


CBT3251 All information provided in this document is subject to legal disclaimers.

CBT3251 NXP Semiconductors

1-of-8 FET multiplexer/demultiplexer

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



U	NIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
n	nm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION		REFER	ENCES						
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE			
SOT338-1		MO-150				99-12-27 03-02-19			

Fig 8. Package outline SOT338-1 (SSOP16)

CBT3251 All information provided in this document is subject to legal disclaimers.

1-of-8 FET multiplexer/demultiplexer

SSOP16: plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm SOT519-1





Fig 9. Package outline SOT519-1 (SSOP16)

CBT3251 All information provided in this document is subject to legal disclaimers.

CBT3251 NXP Semiconductors

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
	SOT403-1		MO-153				-99-12-27 03-02-18	
								•

Fig 10. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

1-of-8 FET multiplexer/demultiplexer

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
CBT3251 v.2	20130916	Product data sheet	-	CBT3251 v.1					
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 								
	 Legal texts l 	 Legal texts have been adapted to the new company name where appropriate. 							
	• Table 6 pass	s voltage modified.							
CBT3251 v.1	20051221	Product data sheet	-	-					

1-of-8 FET multiplexer/demultiplexer

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

CBT3251

All information provided in this document is subject to legal disclaimers.

1-of-8 FET multiplexer/demultiplexer

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

CBT3251

All information provided in this document is subject to legal disclaimers.

1-of-8 FET multiplexer/demultiplexer

18. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	
5.2	Pin description	3
6	Functional description	4
7	Limiting values	4
8	Recommended operating conditions	4
9	Static characteristics	Ę
10	Dynamic characteristics	Ę
11	AC waveforms	6
12	Test information	7
13	Package outline	8
14	Abbreviations	
15	Revision history	12
16	Legal information	13
16.1	Data sheet status	13
16.2	Definitions	13
16.3	Disclaimers	13
16.4	Trademarks	14
17	Contact information	14
12	Contents	1 6

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 September 2013 Document identifier: CBT3251