NXP Semiconductors Data Sheet

WCT101XDS

Features

- Compliant with the latest version Wireless Power Consortium (WPC) power class 0 specification power transmitter design
- Supports wide transmitter DC input voltage range of 5 V to 24 V
- Integrated digital demodulation
- Supports two-way communication, transmitter to receiver by FSK and receiver to transmitter by ASK
- Supports Q factor detection and calibrated power loss based Foreign Object Detection (FOD) framework
- Supports low standby power
- Uses rail voltage control, phase difference control or duty cycle control with the fixed operation frequency to alleviate EMI in the EMI sensitive system
- Supports operation frequency dithering technology to eliminate interference with specific frequency band electronic devices
- Supports CAN/IIC/SCI/SPI interfaces
- LED for system status indication
- Over-voltage/current/temperature protection
- Software based solution to provide maximum design freedom and product differentiation

Applications

Overview Description

- Industrial/Consumer Extended Power Profile Power Transmitter
 - WPC compliant or customer properties


Document Number: WCT101XDS

Rev. 1.2 05/2019

The WCT101x is a wireless power transmitter controller that integrates all required functions for WPC "Qi" compliant wireless power transmitter design. It is an intelligent device that works with the NXP touch sensing technology or uses periodically analog PING to detect a mobile device for charging while gaining super low standby power. Once the mobile device is detected, the WCT101x controls the power transfer by adjusting the rail voltage, the phase difference, or the duty cycle of the power stage according to message packets sent by the mobile device.

To maximize the design freedom and product differentiation, the WCT101x supports the extended power profile industrial/consumer power transmitter design (WPC MP-Ax types, MP-Bx types or customization) using the fixed operation frequency control methods such as rail voltage control, phase difference control or duty cycle control etc. by software based solution, which can support wireless charging with both extended power profile power receiver and baseline power profile power receiver. In addition, the easy-to-use FreeMASTER GUI tool has configuration, calibration and debugging functions to provide the user-friendly design experience and reduce time-to-market.

The WCT101x includes a digital demodulation module to reduce the external components, an FSK modulation module to support two-way communication, a protection module to handle the over-voltage/current/temperature protection, an FOD module to protect from overheating by misplaced metallic foreign objects, and general CAN/IIC/SCI/SPI interfaces for external communications. It also handles any abnormal condition and operational status and provides comprehensive indicator outputs for robust system design.



Wireless Charging System Functional Diagram

Contents

1	Absolute maximum ratings4
1.1	Electrical operating ratings
1.2	Thermal handling ratings5
1.3	ESD handling ratings5
1.4	Moisture handling ratings5
2	Electrical characteristics
2.1	General characteristics
2.2	Device characteristics
2.3	Thermal operating characteristics
3	Typical Performance Characteristics23
3.1	System efficiency
3.2	Standby power
3.3	Digital demodulation23
3.4	Two-way communication
3.5	Foreign object detection
4	Device Information
4.1	Functional block diagram
4.2	Product features overview
4.3	Pinout diagram
4.4	Pin function description27

4.5	Ordering information	
4.6	Package outline drawing	
5	Software library	
5.1	Memory map	
5.2	Software library and API description	
6	Design Considerations	
6.1	Electrical design considerations	
6.2	PCB layout considerations	40
6.3	Thermal design considerations	40
7	Links	
8	Revision history	
9	Addendum for MWCT1011VLHSTx	
9.1	Ordering information	41
9.2	Package outline drawing	
10	Addendum for MWCT1012VLFR	
10.1	Ordering information	42
10.2	2 Package outline drawing	
11	Addendum for MWCT1013VLHSTx	
11.1	Ordering information	42
11.2	2 Package outline drawing	

1 Absolute maximum ratings

1.1 Electrical operating ratings

Table 1. Absolute maximum electrical ratings (Vss = 0 V, VssA = 0 V)

Characteristic	Symbol	Notes ¹	Min.	Max.	Unit
Supply Voltage Range	V _{DD}		-0.3	4.0	V
Analog Supply Voltage Range	V _{DDA}		-0.3	4.0	V
ADC High Voltage Reference	Vrefhx		-0.3	4.0	V
Voltage difference VDD to VDDA	ΔV_{DD}		-0.3	0.3	V
Voltage difference V_{SS} to V_{SSA}	ΔV_{ss}		-0.3	0.3	V
Digital Input Voltage Range	V _{IN}	Pin Group 1	-0.3	5.5	V
RESET Input Voltage Range	VIN_RESET	Pin Group 2	-0.3	4.0	V
Oscillator Input Voltage Range	Vosc	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	Vina	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin $(V_{IN} < V_{SS} - 0.3 V)^{2, 3}$	Vic		_	-5.0	mA
Output clamp current, per pin ⁴	V _{oc}		-	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	licont		-25	25	mA
Output Voltage Range (normal push-pull mode)	Vout	Pin Group 1,2	-0.3	4.0	V
Output Voltage Range (open drain mode)	Voutod	Pin Group 1	-0.3	5.5	V
RESET Output Voltage Range	VOUTOD_RESET	Pin Group 2	-0.3	4.0	V
DAC Output Voltage Range	V _{OUT_DAC}	Pin Group 5	-0.3	4.0	V
Ambient Temperature	TA		-40	105	°C
Storage Temperature Range	Tstg		-55	150	°C

1. Default Mode:

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Continuous clamp current.
- All 5 volt tolerant digital I/O pins are internally clamped to Vss through an ESD protection diode. There is no diode connection to VDD. If VIN greater than VDIO_MIN (=Vss -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required.
- 4. I/O is configured as push-pull mode.

1.2 Thermal handling ratings

Table 2. Thermal handling ratings

Symbol	nbol Description		Max.	Unit	Notes
T _{STG}	Storage temperature		150	°C	1
T _{SDR}	Solder temperature, lead-free	-	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.

2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

1.3 ESD handling ratings

Table 3. ESD handling ratings

Characteristic ¹	Min.	Max.	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I _{LAT})	-100	+100	mA

1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

1.4 Moisture handling ratings

Table 4. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	-	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

2 Electrical characteristics

2.1 General characteristics

Table 5. General electrical characteristics								
Recommended operating cor	ditions (V _{REF}	$F_{Lx} = 0 V, V_{SSA} = 0 V,$	V _{SS} = 0 V)					
Characteristic	Symbol	Notes	Min.	Тур.	Max.	Unit	Test conditions	
Supply Voltage ²	Vdd ,Vdda		2.7	3.3	3.6	V	-	
ADC (Cyclic) Reference Voltage High	Vrefha Vrefhb		3.0		Vdda	V	-	
ADC (SAR) Reference Voltage High	Vrefhc	3	2.0		Vdda	V		
Voltage difference V_{DD} to V_{DDA}	ΔV_{DD}		-0.1	0	0.1	V	-	
Voltage difference V_{SS} to V_{SSA}	ΔV_{ss}		-0.1	0	0.1	V	-	
Input Voltage High (digital inputs)	Vін	1 (Pin Group 1)	0.7×Vdd		5.5	V	-	
RESET Voltage High	V _{IH_RESET}	1 (Pin Group 2)	0.7×V _{DD}	-	V _{DD}	V	-	
Input Voltage Low (digital inputs)	VIL	1 (Pin Group 1,2)			0.35×V _{DD}	V	-	
Oscillator Input Voltage High XTAL driven by an external clock source	ViHosc	1 (Pin Group 4)	2.0		V _{DD} + 0.3	V	-	
Oscillator Input Voltage Low	VILOSC	1 (Pin Group 4)	-0.3		0.8	V	-	
Output Source Current High (at V _{OH} min.) ^{4,5} • Programmed for low drive strength • Programmed for high drive strength	Іон	1 (Pin Group 1) 1 (Pin Group 1)	-		-2 -9	mA	-	

Table 5. General electrical characteristics

Recommended operating conditions (V _{REFLx} = 0 V, V _{SSA} = 0 V, V _{SS} = 0 V)									
	aitions (VREF	"Lx = U V, VSSA = U V,	$v_{SS} = 0 v$)						
Output Source Current Low (at V _{OL} max.) ^{4,5} • Programmed for low drive strength • Programmed for high drive strength	loL	1 (Pin Group 1,2) 1 (Pin Group 1,2)	-		2 9	mA	-		
Output Voltage High	V _{OH}	1 (Pin Group 1)	V _{DD} - 0.5	-	-	V	Iон = Iонmax		
Output Voltage Low	V _{OL}	1 (Pin Group 1,2)	-	-	0.5	V	I _{OL} = I _{OLmax}		
Digital Input Current High		1 (Pin Group 1)					V _{IN} = 2.4 V to 5.5 V		
pull-up enabled or disabled	lιH	1 (Pin Group 2)	-	0	+/-2.5	μA	$V_{IN} = 2.4 V$ to V_{DD}		
Comparator Input Current High	Іінс	1 (Pin Group 3)		0	+/-2	μA	Vin = Vdda		
Oscillator Input Current High	I _{IHOSC}	1 (Pin Group 4)	-	0	+/-2	μA	$V_{\text{IN}} = V_{\text{DDA}}$		
Internal Pull-Up Resistance	R _{Pull-Up}		20	-	50	kΩ	-		
Internal Pull-Down Resistance	$R_{Pull-Down}$		20	-	50	kΩ	-		
Comparator Input Current Low	lilc	1 (Pin Group 3)	-	0	+/-2	μΑ	$V_{IN} = 0V$		
Oscillator Input Current Low	lilosc	1 (Pin Group 4)	-	0	+/-2	μA	$V_{IN} = 0V$		
DAC Output Voltage Range	Vdac	1 (Pin Group 5)	V _{SSA} + 0.04	-	V _{DDA} - 0.04	V	$\begin{array}{l} R_{\text{LD}}=3\ \text{k}\Omega,\\ C_{\text{LD}}=400\\ \text{pF} \end{array}$		
Output Current ¹ High Impedance State	loz	1 (Pin Group 1,2)	-	0	+/-1	μΑ	-		
Schmitt Trigger Input Hysteresis	V _{HYS}	1 (Pin Group 1,2)	0.06×V _{DD}	-	-	V	-		
Input capacitance	Cin		-	10	-	pF	-		
Output capacitance	Соит		-	10	-	pF	-		
GPIO pin interrupt pulse width ⁶	TINT_Pulse	7	1.5	-	-	Bus clock	-		
Port rise and fall time (high drive strength). Slew disabled.	T _{Port_H_DIS}	8	5.5	-	15.1	ns	2.7 ≤ VDD ≤ 3.6 V		

Downloaded from Arrow.com.

Recommended operating conditions (VREFLx = 0 V, VSSA = 0 V, VSS = 0 V)									
Port rise and fall time (high drive strength). Slew enabled.	T _{Port_H_EN}	8	1.5	-	6.8	ns	2.7 ≤ VDD ≤ 3.6 V		
Port rise and fall time (low drive strength). Slew disabled.	T _{Port_L_DIS}	9	8.2	-	17.8	ns	2.7 ≤ VDD ≤ 3.6 V		
Port rise and fall time (low drive strength). Slew enabled.	T _{Port_L_EN}	9	3.2	-	9.2	ns	2.7 ≤ VDD ≤ 3.6 V		
Device (system and core) clock frequency	fsysclk		0	-	100	MHz	-		
Bus clock	f _{BUS}	10	-	-	50/100	MHz	-		

1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. ADC (Cyclic) specifications are not guaranteed when VDDA is below 3.0 V.
- 3. ADC (SAR) is only on WCT1013 device.
- 4. Total chip source or sink current cannot exceed 75 mA.
- 5. Contiguous pin DC injection current of regional limit—including sum of negative injection currents or sum of positive injection currents of 16 contiguous pins—is 25 mA.
- 6. Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIOn_IPOLR and GPIOn_IENR.
- 7. The greater synchronous and asynchronous timing must be met.
- 8. 75 pF load
- 9. 15 pF load
- 10. WCT1011 only supports the maximum bus clock of 50 MHz, and WCT1012 and WCT1013 supports 100 MHz maximum bus clock.

2.2 Device characteristics

Table 6. General device characteristics

ower mode transition behavior									
Symbol	Description	Min.	Max.	Unit	Notes				
Tpor	T _{POR} After a POR event, the amount of delay from when VDD reaches 2.7 V to when the first instruction executes (over the operating temperature range).		225	μs					
T _{S2R}	STOP mode to RUN mode	6.79	7.27	μs	1				
TLPS2LPR	LPS mode to LPRUN mode	240.9	551	μs	2				
TVLPS2VLPR	VLPS mode to VLPRUN mode	1424	1459	μs	4				
T _{W2R}	WAIT mode to RUN mode	0.57	0.62	μs	3				
TLPW2LPR	LPWAIT mode to LPRUN mode	237.2	554	μs	2				

Tvlpw2vlpr	VLPWAIT mode to VLPRUN mode	1413	1500	μs	4
ower consu	umption operating behaviors				
			Typical at 3.3	3 V, 25 °C	
Mode	Conditions	Max. frequency	I _{DD}	I _{DDA}	Note
RUN1	100 MHz core clock, 50 MHz peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6- bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	100 MHz	38.1 mA/-	9.9 mA/-	5
RUN2	50 MHz/100 MHz ⁵ core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6- bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	50 MHz/100 MHz⁵	27.6 mA/63.7 mA	9.9 mA/16.7 mA	5
WAIT	50 MHz/100 MHz ⁵ core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, core in WAIT state, all peripheral modules enabled, TMRs and SCIs using 1× clock, NanoEdge within eFlexPWM using 2× clock, ADC/DAC (one 12-bit DAC, all 6-bit DACs)/comparator powered off, all ports configured as inputs with input low and no DC loads	50 MHz/100 MHz⁵	24.0 mA/43.5 mA	-/-	5

	1				
STOP	4 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered off, core in STOP state, all peripheral module and core clocks are off, ADC/DAC/Comparator powered off, all ports configured as inputs with input low and no DC loads	4 MHz	6.3 mA/10.1 mA	-/-	5
LPRUN	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, repeat NOP instructions, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, simple loop with running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	2 MHz	2.8 mA/2.3 mA	3.1 mA/2.73 mA	5
LPWAIT	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, core in WAIT mode, all ports configured as inputs with input low and no DC loads	2 MHz	2.7 mA/2.29 mA	3.1 mA/2.73 mA	5
LPSTOP	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, only PITs and COP enabled, other peripheral modules disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	2 MHz	1.2 mA/1.55 mA	-	5
VLPRUN	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, repeat NOP instructions, all peripheral modules, except COP and EWM, disabled and clocks gated off, simple loop running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA/1.18 mA	-/-	5
VLPWAIT	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in WAIT mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA/1.1 mA	-/-	5

VLPSTOP	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.7 mA/1.03 mA	-/-	5
Reset and int	errupt timing				
Symbol	Characteristic	Min.	Max.	Unit	Notes
t _{RA}	Minimum RESET Assertion Duration	16	-	ns	6
trda	RESET desertion to First Address Fetch	865 × Tosc + 8 × Тsysclk	-	ns	7
tır	Delay from Interrupt Assertion to Fetch of first instruction (exiting STOP mode)	361.3	570.9	ns	
PMC Low-Vol	Itage Detection (LVD) and Power-On Reset	(POR) parameters			
Symbol	Characteristic	Min.	Тур.	Max.	Unit
Vpor_a	POR Assert Voltage ⁸	-	2.0	-	V
V _{POR_R}	POR Release Voltage9	-	2.7	-	V
V _{LVI_2p7}	LVI_2p7 Threshold Voltage	-	2.73	-	V
VLVI_2p2	LVI_2p2 Threshold Voltage	-	2.23	-	V
JTAG timing					
Symbol	Description	Min.	Max.	Unit	Notes
fop	TCK frequency of operation	DC	f _{SYSCLK} /8 (16)	MHz	10
tew	TCK clock pulse width	50	-	ns	
t _{DS}	TMS, TDI data set-up time	5	-	ns	
t _{DH}	TMS, TDI data hold time	5	-	ns	
t _{DV}	TCK low to TDO data valid	-	30	ns	
tтs	TCK low to TDO tri-state	-	30	ns	
Regulator 1.2	V parameters	1	ı		
Symbol	Characteristic	Min.	Тур.	Max.	Unit
VCAP	Output Voltage ¹¹	-	1.22	-	V
Iss	Short Circuit Current ¹²	-	600	-	mA
T _{RSC}	Short Circuit Tolerance (V _{CAP} shorted to ground)	-	-	30	Mins

V_{REF}	Reference Voltage (after trim)	-	1.21	-	V
External cloc	k timing				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
fosc	Frequency of operation (external clock driver)	-	-	50	MHz
tpw	Clock pulse width ¹³	8			ns
t _{rise}	External clock input rise time ¹⁴	-	-	1	ns
t _{fall}	External clock input fall time ¹⁵	-	-	1	ns
V _{ih}	Input high voltage overdrive by an external clock	$0.85 \times V_{DD}$	-	-	V
Vil	Input low voltage overdrive by an external clock	-	-	0.3×V _{DD}	V
Phase-Locke	d Loop (PLL) timing				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
f _{Ref_PLL}	PLL input reference frequency ¹⁶	8	8	16	MHz
fop_pll	PLL output frequency ¹⁷	200/240	-	400	MHz
tLock_PLL	PLL lock time ¹⁸	35.5	-	73.2	μs
t _{DC_PLL}	Allowed Duty Cycle of input reference	40	50	60	%
External crys	tal or resonator specifications				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
f _{xosc}	Frequency of operation	4	8	16	MHz
Relaxation os	scillator electrical specifications			•	
Symbol	Characteristic	Min.	Тур.	Max.	Unit
	8 MHz Output Frequency ²⁰				
	RUN Mode	7.84	8	8.16	MHz
frosc_8M	 0 °C to 105 °C -40 °C to 105 °C 	7.76	8	8.24	MHz
	Standby Mode (IRC trimmed @ 8 MHz)				
	• -40 °C to 105 °C	-	405	-	kHz
	8 MHz Frequency Variation over 25 °C				
	RUN Mode				
fROSC_8M_Delta	Due to temperature • 0 °C to 105 °C	-	+/-1.5	+/-2	%
	• -40 °C to 105 °C	-	+/-1.5	+/-2	%
	200 kHz/32 kHz Output Frequency ^{19,21}				
f _{ROSC_200k/32k} ^{19,} 20	RUN Mode				
	 -40 °C to 105 °C 	194/30.1	200/32	206/33.9	kHz

fROSC_200k/32k_D elta ^{19,20}	200 kHz/32 kHz Output Frequency Variation over 25 °C ^{19,21} RUN Mode Due to temperature • 0 °C to 85 °C • -40 °C to 105 °C ²²	-	+/-1.5 +/-1.5 (2.5)	+/-2 +/-3 (4)	%
	Stabilization Time				
t _{Stab}	8 MHz output ²³		0.12		μs
Clab	 200 kHz/32 kHz output^{19,24} 	-	10/14.4	-	μs
tDC_ROSC	Output Duty Cycle	48	50	52	%
Flash specifica					
Symbol	Description	Min.	Тур.	Max.	Unit
t _{hvpgm4}	Longword Program high-voltage time	-	7.5	18	μs
t _{hversscr}	Sector Erase high-voltage time ²⁵	-	13	113	ms
t _{hversall}	Erase All high-voltage time ^{25,26}	-	52	452	ms
t hversblk32k	Erase Block high-voltage time for 32 KB ^{25,27}	-	52	452	ms
thversblk256k	Erase Block high-voltage time for 256 KB ^{25,27}	-	104	904	ms
trd1sec1k/2k	Read 1s Section execution time (flash sector) ²⁸	-	-	60	μs
t _{rd1blk32k} trd1blk256k	Read 1s Block execution time ²⁷ 32 KB FlexNVM 256 KB program Flash 	-	-	0.5 1.7	ms ms
t pgmchk	Program Check execution time ²⁸	-	-	45	μs
t _{rdrsrc}	Read Resource execution time ²⁸	-	-	30	μs
t _{pgm4}	Program Longword execution time	-	65	145	μs
tersscr	Erase Flash Sector execution time ²⁹	-	14	114	ms
t _{ersblk32k} tersblk256k	Erase Flash Block execution time ^{27,29} • 32 KB FlexNVM • 256 KB program Flash		55 122	465 985	ms ms
tpgmsec512p tpgmsec512n tpgmsec1kp tpgmsec1kn	 Program Section execution time²⁷ 512 B program Flash 512 B FlexNVM 1 KB program Flash 1 KB FlexNVM 		2.4 4.7 4.7 9.3		ms ms ms ms
t _{rd1all}	Read 1s All Blocks execution time	-	-	0.9/1.830	ms
trdonce	Read Once execution time ²⁸	-	-	25	μs
tpgmonce	Program Once execution time	-	65	-	μs
t _{ersall}	Erase All Blocks execution time ²⁹	-	70/175 ³⁰	575/1500 ³⁰	ms

		1	Γ	1	1
t _{vfykey}	Verify Backdoor Access Key execution time ²⁸	-	-	30	μs
tpgmpart32k	Program Partition for EEPROM execution time for 32 KB FlexNVM ²⁷	-	70	-	ms
	Set FlexRAM Function execution time ²⁷				
tsetramff	Control Code 0xFF	-	50	-	μs
t _{setram8k}	 8 KB EEPROM backup 	-	0.3	0.5	ms
t _{setram32k}	 32 KB EEPROM backup 	-	0.7	1.0	ms
teewr8bers	Byte-write to erased FlexRAM location execution time ^{27,31}	-	175	260	μs
	Byte-write to FlexRAM execution time ²⁷				
t _{eewr8b8k}	8 KB EEPROM backup	-	340	1700	μs
t _{eewr8b16k}	16 KB EEPROM backup	-	385	1800	μs
teewr8b32k	• 32 KB EEPROM backup	-	475	2000	μs
t _{eewr16bers}	Word-write to erased FlexRAM location execution time ²⁷	-	175	260	μs
	Word-write to FlexRAM execution time ²⁷				
t _{eewr16b8k}	8 KB EEPROM backup	-	340	1700	μs
t _{eewr16b16k}	16 KB EEPROM backup	-	385	1800	μs
teewr16b32k	32 KB EEPROM backup	-	475	2000	μs
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time ²⁷	-	360	540	μs
	Longword-write to FlexRAM execution				
	time ²⁷		545	1050	
t _{eewr} 32b8k	 8 KB EEPROM backup 	-	545	1950	μs
t _{eewr} 32b16k	 16 KB EEPROM backup 	-	630	2050	μs
t _{eewr} 32b32k	32 KB EEPROM backup	-	810	2250	μs
t flashret10k	Data retention after up to 10 K cycles	5	50 ³²	-	years
t flashret1k	Data retention after up to 1 K cycles	20	100 ³²	-	years
N flashcyc	Cycling endurance ³³	10 K	50 K ³²	-	cycles
t _{eeret100}	Data retention up to 100% of write endurance ²⁷	5	50 ³²	-	years
t _{eeret10}	Data retention up to 10% of write endurance ²⁷	20	100 ³²	-	years
	Write endurance ^{27,34}				
Neewr16	• EEPROM backup to FlexRAM ratio = 16	35 K	175 K	-	writes
N _{eewr128}	• EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	-	writes
Neewr512	• EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	-	writes
Neewr4k	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	-	writes
Neewr8k	• EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	-	writes

Symbol	Characteristic	Min.	Тур.	Max.	Unit
V _{DDA}	Supply voltage ³⁵	3.0	3.3	3.6	V
VREFHX	V _{REFH} supply voltage ³⁶	V _{DDA} - 0.6		V _{DDA}	V
f ADCCLK	ADC conversion clock ³⁷	0.1/0.6	-	10/20	MHz
Radc	Conversion range ³⁸ Fully differential²⁶ Single-ended/unipolar 	-(Vrefh - Vrefl) Vrefl	-	Vrefh - Vrefl Vrefh	v v
VADCIN	Input voltage range (per input) ³⁹ External Reference Internal Reference 	V _{REFL} Vssa	-	V _{refh} Vdda	V V
tADC	Conversion time ⁴⁰	-	8/6	-	tADCCL
t ADCPU	ADC power-up time (from adc_pdn)	-	13	-	tADCCL
	ADC RUN current (per ADC block) ²⁶ ADC RUN current (per ADC block) ²⁷	-	1.8	-	mA
	• at 600 kHz ADC clock, LP mode	-	1	-	mA
ADCRUN	• \leq 8.33 MHz ADC clock, 00 mode	-	5	-	mA
	• \leq 12.5 MHz ADC clock, 01 mode	-	9	-	mA
	 ≤ 16.67 MHz ADC clock, 10 mode ≤ 20 MHz ADC clock, 11 mode 	-	15 19	-	mA mA
IADPWRDWN	ADC power down current (adc_pdn enabled) ⁴¹	-	0.1/0.02	-	μA
IVREFH	V _{REFH} current (in external mode) ⁴²	-	190/0.001	-	μA
INLADC	Integral non-linearity43	-	+/- 1.5 (3)	+/- 2.2 (5)	LSB44
DNLADC	Differential non-linearity43	-	+/- 0.5 (0.6)	+/- 0.8 (1)	LSB4
Voffset	Offset ⁴⁵ Fully differential²⁶ Single ended/Unipolar⁴⁶ 	-	+/- 8 +/- 12 (13.7)	-	mV mV
Egain	Gain Error	-	0.996 to 1.004 ²⁶ 0.801 to 0.809 ²⁷	0.99 to 1.101 ²⁶ 0.798 to 0.814 ²⁷	-
ENOB	Effective number of bits47	-	10.6/9.5	-	bits
linj	Input injection current ⁴⁸	-	-	+/-3	mA
	Input sampling capacitance	-	4.8	-	pF
6-bit SAR AD	DC electrical specifications ²⁷	1	1		
Symbol	Characteristic	Min.	Typ. ⁴⁹	Max.	Unit
Vdda	Supply voltage	2.7	-	3.6	V
ΔV_{DDA}	Supply voltage delta to V _{DD}	- 0.1	0	+ 0.1	V

ΔV_{SSA}	Supply voltage delta to V _{SS}	- 0.1	0	+ 0.1	V
V _{REFH}	ADC reference voltage high	V _{DDA}	V _{DDA}	V _{DDA}	V
					V
VREFL	ADC reference voltage low	V _{SSA}	V _{SSA}	V _{SSA}	
V _{ADIN}	Input voltage range	V _{SSA}	-	V _{DDA}	V
_	Input capacitance				_
	• 16-bit mode	-	8	10 5	pF
	• 8-/10-/12-bit mode	-	4	5	pF
Radin	Input resistance	-	2	5	kΩ
	ADC conversion clock frequency ⁵⁰				
f ADCK	16-bit mode	2	-	12	MHz
	• 8-/10-/12-bit mode	1	-	18	MHz
	ADC conversion rate without ADC				
Crate	hardware averaging				
Chate	16-bit mode	37.037	-	461.467	ksps
	• 8-/10-/12-bit mode	20.000	-	818.330	ksps
IDDA_ADC	Supply current ⁵¹	-	-	1.7	mA
	ADC asynchronous clock source				
	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz
f ADACK	• ADLPC = 1, ADHSC = 1	3.0	4.0	7.3	MHz
	• ADLPC = 0, ADHSC = 0	2.4	5.2	6.1	MHz
	• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz
	Integral non-linearity ⁵³ 16-bit mode 	_	+/- 7.0	-	LSB ⁵²
INLAD	 10-bit mode 12-bit mode 	-	+/- 1.0	- 2.7 to + 1.9	LSB ⁵²
	 < 12-bit modes < 12-bit modes 	-	+/- 0.5	- 0.7 to +	LSB ⁵²
			.,	0.5	
	Differential non-linearity ⁵³				
	16-bit mode	-	- 1.0 to + 4.0	-	LSB ⁵²
	12-bit mode	-	+/- 0.7	-	LSB ⁵²
	 < 12-bit modes 	-	+/- 0.2	- 0.3 to + 0.5	LSB52
	Full-scale error (V _{ADIN} = V _{DDA}) ⁵³				
E _{FS}	• 12-bit mode	-	- 4	- 5.4	LSB ⁵²
	• < 12-bit modes	-	- 1.4	- 1.8	LSB ⁵²
	Quantization error				
Eq	16-bit mode	-	- 1 to 0	-	LSB ⁵²
	12-bit mode	-	-	+/- 0.5	LSB ⁵²

	Effective number of bits ⁵⁴ 16-bit single-ended mode				
	• Avg = 32	12.2	13.9	-	bits
ENOB	• Avg = 4	11.4	13.1	-	bits
	12-bit single-ended mode				
	• Avg = 32	-	10.8 10.2	-	bits bits
	• Avg = 4	-	10.2	-	DIIS
Stemp	Temp sensor slope under -40 °C to	-	1.715	-	mV/°C
	105 °C				
Vtemp25	Temp sensor voltage ⁵⁵ at 25 °C	-	722	-	mV
12-bit DAC ele	ectrical specifications				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
t SETTLE	Settling time ⁵⁶ under $R_{LD} = 3 \text{ k}\Omega$, $C_{LD} = 400 \text{ pF}$	-	1	-	μs
t dacpu	DAC power-up time (from PWRDWN release to valid DACOUT)	-	-	11	μs
INLDAC	Integral non-linearity ⁵⁸	-	+/- 3	+/- 4	LSB ⁵⁷
DNLDAC	Differential non-linearity58	-	+/- 0.8	+/- 0.9	LSB ⁵⁷
MONDAC	Monotonicity (> 6 sigma monotonicity, < 3.4 ppm non-monotonicity)		Guaranteed		-
VOFFSET	Offset error ⁵⁸ (5% to 95% of full range)	-	+ 25	+ 35	mV
Egain	Gain error ⁵⁸ (5% to 95% of full range)	-	+/- 0.5	+/- 1.5	%
V _{OUT}	Output voltage range	V _{SSA} + 0.04	-	V _{DDA} - 0.04	V
SNR	Signal-to-noise ratio	-	85	-	dB
ENOB	Effective number of bits	-	11	-	bits
Comparator a	nd 6-bit DAC electrical specifications				·
Symbol	Description	Min.	Тур.	Max.	Unit
VDD	Supply voltage	2.7	-	3.6	V
Iddhs	Supply current, High-speed mode(EN=1, PMODE=1) ⁵⁹	-	300/-	-/200	μA
Iddls	Supply current, Low-speed mode(EN=1, PMODE=0) ⁵⁹	-	36/-	-/20	μA
VAIN	Analog input voltage	V_{ss}	-	Vdd	V
Vaio	Analog input offset voltage	_	_	20	mV

	Analog comparator hysteresis ⁶⁰	-	5		13	mV
	CR0[HYSTCTR]=00	-	25/	10	48	mV
V _H	CR0[HYSTCTR]=01CR0[HYSTCTR]=10	-	55/2	20	105	mV
	CR0[HYSTCTR]=10 CR0[HYSTCTR]=11	-	80/3	30	148	mV
V _{CMPOh}	Output high	V _{DD} - 0.5	-		-	V
VCMPOI	Output low	-	-		0.5	V
t _{DHS}	Propagation delay, high-speed mode(EN=1, PMODE=1) ⁶¹	-	-		50	ns
t _{DLS}	Propagation delay, low-speed mode(EN=1, PMODE=0) ⁶¹	-	-		200	ns
t _{DInit}	Analog comparator initialization delay ⁶²	-	4()	-	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	-	7		-	μA
RDAC6b	6-bit DAC reference inputs	Vdda	-		Vdd	V
INL _{DAC6b}	6-bit DAC integral non-linearity	-0.5	-		0.5	LSB ⁶³
DNL _{DAC6b}	6-bit DAC differential non-linearity	-0.3	-		0.3	LSB63
PWM timing p	parameters					
Symbol	Characteristic	Min.	Ту	р.	Max.	Unit
fрwм	PWM clock frequency	-	10	0	-	MHz
Spwmnep	NanoEdge Placement (NEP) step size ^{64,65}	-	31	2	-	ps
t dflt	Delay for fault input activating to PWM output deactivated	1	-		-	ns
t pwmpu	Power-up time ⁶⁶	-	25	5	-	μs
Quad timer ti	ming					
Symbol	Characteristic	Min.	Ма	х.	Unit	Notes
P _{IN}	Timer input period	2T _{timer} + 6	-		ns	67
PINHL	Timer input high/low period	1T _{timer} + 3	-		ns	67
POUT	Timer output period	2T _{timer} - 2	-		ns	67
POUTHL	Timer output high/low period	1T _{timer} - 2	-		ns	67
QSPI timing ⁶⁸						
Symbol	Characteristic	Mir	۱.	Ма	ix.	Unit
Symbol		Master	Slave	Master	Slave	Unit
tc	Cycle time	60/35	60/35	-	-	ns
t _{ELD}	Enable lead time	-	20/17.5	-	-	ns
t _{ELG}	Enable lag time	-	20/17.5	-	-	ns
tсн	Clock (SCLK) high time	28/16.6	28/16.6	-	l _	ns

t _{CL}	Clock (SCLK) low time	28/16.6	2	8/16.6	-		-	ns	
t _{DS}	Data set-up time required for inputs	20/16.5		1	-	-	-	ns	
t _{DH}	Data hold time required for inputs	1		3	-	-	-	ns	
tA	Access time (time to data active from high-impedance state)			5			-	ns	
t⊳	Disable time (hold time to high-impedance state)			5			-	ns	
t _{DV}	Data valid for outputs	-		-	-/	5	-/15	ns	
t _{DI}	Data invalid	0		0	-	-	-	ns	
t _R	Rise time	-		-	1	l	1	ns	
t⊧	Fall time	-		-	1	l	1	ns	
QSCI timing									
Symbol	Characteristic	Min.		Ма	x.		Unit	Notes	
BRsci	Baud rate	-		(f _{MAX_So}	cı /16)		Mbit/s	69	
PW _{RXD}	RXD pulse width	0.965/BF	Rsci	1.04/E	BR sci		μs		
PW _{TXD}	TXD pulse width	0.965/BF	Rsci	1.04/E	BR sci		μs		
	LIN Sla	ve Mode	1						
FTOL_UNSYNCH	Deviation of slave node clock from nominal clock rate before synchronization	- 14		14		%			
FTOL_SYNCH	Deviation of slave node clock relative to the master node clock after synchronization	- 2		2		2		%	
.		13		- Mater no bit period					
Твреак	Minimum break character length	11		-			ave node periods		
CAN timing									
Symbol	Characteristic	Min.		Ма	x.		Unit	Notes	
BR _{CAN}	Baud rate	-		1			Mbit/s		
TWAKEUP	CAN Wakeup dominant pulse filtered	-		1.5	/2		μs	70	
TWAKEUP	CAN Wakeup dominant pulse pass	5		-			μs		
IIC timing									
-		Min).		Max.				
Symbol	Characteristic	Min.	Max.	Min		Max.	Unit	Notes	
fscl	SCL clock frequency	0	100	0		400	kHz		
thd_sta	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4	-	0.6	;	-	μs		
tscl_low	LOW period of the SCL clock	4.7	-	1.3	3	-	μs		

t _{SCL_HIGH}	HIGH period of the SCL clock	4	-	0.6	-	μs	
tsu_sta	Set-up time for a repeated START condition	4.7	-	0.6	-	μs	
thd_dat	Data hold time for IIC bus devices	071	3.45 ⁷²	0 ⁷³	0.971	μs	
tsu_dat	Data set-up time	250 ⁷⁴	-	100 ⁷⁵	-	ns	72
tr	Rise time of SDA and SCL signals	-	1000	20 + 0.1Cb	300	ns	76
t _f	Fall time of SDA and SCL signals	-	300	20 + 0.1Cb	300	ns	75
tsu_stop	Set-up time for STOP condition	4	-	0.6	-	μs	
t _{BUS_Free}	Bus free time between STOP and START condition	4.7	-	1.3	-	μs	
tsp	Pulse width of spikes that must be suppressed by the input filter	N/A	N/A	0	50	ns	

1. CPU clock = 4 MHz and System running from 8 MHz IRC Applicable to all wakeup times: Wakeup times (in 1,2,3,4) are measured from GPIO toggle for wakeup till GPIO toggle at the wakeup interrupt subroutine from respective stop/wait mode.

2. CPU clock = 200 kHz and 8 MHz IRC on standby. Exit via interrupt on Port C GPIO.

3. Clock configuration: CPU and system clocks= 100 MHz; Bus Clock = 50 MHz. Exit via an interrupt on PortC GPIO.

4. Using 64 KHz external clock; CPU Clock = 32 KHz. Exit via an interrupt on PortC GPIO.

5. WCT1011 supports maximum 100 MHz CPU clock and 50 MHz peripheral bus clock, maximum 100 MHz CPU and peripheral bus clock for WCT1012 and WCT1013. In total, both WCT1012 and WCT1013 has higher power consumption than WCT1011 in the same operating mode. For the current consumption data, the former is for WCT1011, and the latter for WCT1012 and WCT1013.

- 6. If the RESET pin filter is enabled by setting the RST_FLT bit in the SIM_CTRL register to 1, the minimum pulse assertion must be greater than 21 ns.
- 7. TOSC means oscillator clock cycle; TSYSCLK means system clock cycle.
- 8. During 3.3 V VDD power supply ramp down.
- 9. During 3.3 V VDD power supply ramp up (gated by LVI_2p7).
- 10. The maximum TCK operation frequency is f_{SYSCLK}/8 for WCT1011, f_{SYSCLK}/16 for WCT1012/WCT1013.
- 11. Value is after trim.
- 12. Guaranteed by design.
- 13. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- 14. External clock input rise time is measured from 10% to 90%.
- 15. External clock input fall time is measured from 90% to 10%.
- 16. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.
- 17. The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must be set to 400 MHz. And the minimum PLL output frequency is 200 MHz for WCT1011, 240 MHz for WCT1012/WCT1013.
- 18. This is the time required after the PLL is enabled to ensure reliable operation.
- 19. 200 kHz internal RC oscillator is on WCT1011, 32 kHz internal RC oscillator on WCT1012/WCT1013.
- 20. Frequency after application of 8 MHz trimmed.
- 21. Frequency after application of 200 kHz/32 kHz trimmed.
- 22. Typical +/-1.5%, maximum +/-3% frequency variation for 200 kHz internal RC oscillator, and typical +/-2.5 %, maximum +/-4 % frequency variation for 32 kHz internal RC oscillator.
- 23. Standby to run mode transition.
- 24. Power down to run mode transition. Typical 10 µs stabilization time for 200 kHz internal RC oscillator, and 14.4 µs stabilization time for 32 kHz internal RC oscillator.
- 25. Maximum time based on expectations at cycling end-of-life.
- 26. The specification is only for WCT1011.
- 27. The specification is only for WCT1012 and WCT1013.
- 28. Assumes 25 MHz flash clock frequency.
- 29. Maximum times for erase parameters based on expectations at cycling end-of-life.
- All blocks size is 64 KB on WCT1011, 96KB on WCT1012, 256 KB on WCT1013. Longer all blocks command operation time for WCT1013.
- 31. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

- 32. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 33. Cycling endurance represents number of program/erase cycles at -40 °C \leq Tj \leq 125 °C.
- 34. Write endurance represents the number of writes to each FlexRAM location at -40 °C ≤ Tj ≤ 125 °C influenced by the cycling endurance of the FlexNVM and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.
- 35. The ADC functions up to VDDA = 2.7 V. When VDDA is below 3.0 V, ADC specifications are not guaranteed.
- 36. When the input is at the V_{REFL} level, the resulting output will be all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the V_{REFH} level, the output will be all ones (hex FFF), minus any error contribution due to offset and gain error.
- 37. ADC clock duty cycle is 45 % ~ 55 %. WCT1011 only supports the maximum ADC clock of 10 MHz and minimum ADC clock of 0.1 MHz, and WCT1012/WCT1013 supports 20 MHz maximum ADC clock and 0.6 MHz minimum ADC clock.
- 38. Conversion range is defined for x1 gain setting. For x2 and x4 the range is 1/2 and 1/4, respectively.
- 39. In unipolar mode, positive input must be ensured to be always greater than negative input.
- 40. For WCT1011, the first conversion takes 10 clock cycles, 8 clock cycles for the subsequent conversion; On WCT1012/WCT1013, 8.5 clock cycles for the first conversion, 6 clock cycles for the subsequent conversion.
- 41. For WCT1011, the power down current of ADC is 0.1 μ A, and 0.02 μ A for WCT1012/WCT1013.
- 42. For WCT1011, the V_{REFH} current of ADC is 190 μ A, and 0.001 μ A for WCT1012/WCT1013.
- 43. INL_{ADC}/DNL_{ADC} is measured from VADCIN = VREFL to VADCIN = VREFH using Histogram method at x1 gain setting. On WCT1011, typical value is +/- 1.5 LSB, and maximum value +/- 2.2 LSB for INL_{ADC}; typical value is +/- 0.5 LSB, and maximum value +/- 0.8 LSB for DNL_{ADC}. On WCT1012 and WCT1013, typical value is +/- 3 LSB, and maximum value +/- 5 LSB for INL_{ADC}; typical value is +/- 0.6 LSB, and maximum value +/- 1 LSB for DNL_{ADC}.
- 44. Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 gain setting.
- 45. Any off-channel with 50 kHz full-scale input to the channel being sampled with DC input (isolation crosstalk).
- 46. Typical +/- 12 mV offset for WCT1011, +/- 13.7 mV offset for WCT1012/WCT1013.
- 47. Typical ENOB is 10.6 bits for WCT1011, 9.5 bits for WCT1012/WCT1013.
- 48. The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC.
- 49. Typical values assume VDDA = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 50. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 51. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.
- 52. $1 \text{ LSB} = (\text{VREFH} \text{VREFL})/2^{\text{N}}$.
- 53. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = 1 %, AVGS = 11 %).
- 54. Input data is 100 Hz sine wave; ADC conversion clock < 12 MHz.
- 55. System clock = 4 MHz, ADC clock = 2 MHz, AVG = Max, Long Sampling = Max.
- 56. Settling time is swing range from VSSA to VDDA.
- 57. LSB = 0.806 mV.
- 58. No guaranteed specification within 5% of VDDA or VSSA.
- 59. Typical supply current with high-speed mode is 300 μA, typical supply current with low-speed mode is 36 μA on WCT1011. Maximum supply current with high-speed mode is 200 μA, maximum supply current with low-speed mode is 20 μA on WCT1012/WCT1013.
- Typical hysteresis is measured with input voltage range limited to 0.7 to VDD-0.7 V. On WCT1011, typical 25 mV for CR0[HYSTCTR] = 01, typical 55 mV for CR0[HYSTCTR] = 10, typical 80 mV for CR0[HYSTCTR] = 11. On WCT1012/WCT1013, typical 10 mV for CR0[HYSTCTR] = 01, typical 20 mV for CR0[HYSTCTR] = 10, typical 30 mV for CR0[HYSTCTR] = 11.
- 61. Signal swing is 100 mV.
- 62. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 63. 1 LSB = Vreference/64.
- 64. Reference IPbus clock of 100 MHz in NanoEdge Placement mode.
- 65. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 66. Powerdown to NanoEdge mode transition.
- 67. Ttimer = Timer input clock cycle. For 100 MHz operation, Ttimer = 10 ns.
- 68. For QSPI specifications, all data with xx/xx format, the former is for WCT1011, the latter is for WCT1012 and WCT1013.
- 69. fMAX_SCI is the frequency of operation of the SCI clock in MHz, which can be selected as the bus clock or 2x bus clock for the device.
- 70. WCT1011 supports maximum 1.5 μ s pulse filtered, and both WCT1012 and WCT1013 supports maximum 2 μ s pulse filtered.
- 71. The master mode IIC deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

WCT101XDS, Rev. 1.2, 05/2019

- 72. The maximum tHD_DAT must be met only if the device does not stretch the LOW period (tSCL_LOW) of the SCL signal.
- 73. Input signal Slew = 10 ns and Output Load = 50 pF
- 74. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 75. A Fast mode IIC bus device can be used in a Standard mode IIC bus system, but the requirement tSU_DAT ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line trmax + tSU_DAT = 1000 + 250 = 1250 ns (according to the Standard mode IIC bus specification) before the SCL line is released.
- 76. Cb = total capacitance of the one bus line in pF.

2.3 Thermal operating characteristics

Table 7. General thermal characteristics

Symbol	Description	Min	Мах	Unit
TJ	Die junction temperature	-40	125	°C
TA	Ambient temperature	-40	105	°C

3 Typical Performance Characteristics

3.1 System efficiency

The typical system efficiency (receiver output power vs. transmitter input power) on NXP WCT101xbased transmitter solutions can usually reach more than 65 %. The detailed number depends on the specific solution type. For example, NXP WCT-15WTXAUTO reference solution has more than 70 % system efficiency with the MP Qi Receiver Simulator.

Note: Power components are the main factor to determine the system efficiency, such as drivers and MOSFETs.

3.2 Standby power

The purpose of the standby mode of operation is to reduce the power consumption of a wireless power transfer system when power transfer is not required. There are two ways to enter standby mode. The first is when the transmitter does not detect the presence of a valid receiver. The second is when the receiver sends only an End Power Transfer Packet. In standby mode, the transmitter only monitors if a receiver is placed on the active charging area of the transmitter or removed from there.

It is recommended that the power consumption of the transmitter in standby mode meets the relative regional regulations especially for "No-load power consumption".

3.3 Digital demodulation

To optimize system BOM cost, the WCT101x solution employs digital demodulation algorithm to communicate with the receiver. This method can achieve high performance, low cost, and very simple coil signal sensing circuit with less components number.

3.4 Two-way communication

The WCT101x solution supports two-way communication and uses FSK to send messages to receiver. This method allows transmitter to negotiate with receiver to establish advanced power transfer contract, and calibrate power loss for more precise FOD protection.

3.5 Foreign object detection

The WCT101x solution supports power class 0 FOD framework, which is based on calibrated power loss method and quality factor (Q factor) method. With NXP FreeMASTER GUI tool, the FOD algorithm can be easily calibrated to get accurate power loss information especially for very sensitive foreign objects.

4 Device Information

4.1 Functional block diagram

This functional block diagram shows the common pin assignment information by all members of the family. For the detailed pin multiplexing information, see Section 4.4 "Pin Function Description".




Figure 1. WCT1011/3VLH and WCT1012VLF function block diagram

4.2 Product features overview

The following table lists the features that differ among members of the family. Features not listed are shared in common by all members of the family.

Part		WCT1011	WCT1012	WCT1013
Maximum Core/Bus	Maximum Core/Bus Clock (MHz)		100/100	100/100
Maximum Fully Run (mA)	Current Consumption	38.1 (V _{DD}) + 9.9 (V _{DDA})	63.7 (V _{DD}) + 16.7 (V _{DDA})	63.7 (V _{DD}) + 16.7 (V _{DDA})
	Program Flash Memory	64	96	256
On-Chip Flash Memory Size (KB)	FlexNVM/FlexRAM	0/0	32/2	32/2
	Total Flash Memory	64	128	288
On-Chip SRAM Mer	mory Size (KB)	8	16	32
Memory Resource F	Protection	Yes	Yes	Yes
Inter-Peripheral Cro	ssbar Switches with AOI	Yes	Yes	Yes
On-Chip Relaxation	Oscillator	1 (8 MHz) + 1 (200 kHz)	1 (8 MHz) + 1 (32 kHz)	1 (8 MHz) + 1 (32 kHz)
Computer Operating	g Properly (Watchdog)	1 (windowed)	1	1
External Watchdog	Monitor	1	1	1
Cyclic Redundancy	Check	1	1	1
Periodic Interrupt Ti	mer	2	2	2
Quad Timer		1 x 4	2 x 4	2 x 4
Programmable Dela	ay Block	0	0	2
12-bit Cyclic ADC C	hannels	2 x 8	2 x 5	2 x 8
16-bit SAR ADC Ch	annels	0	0	1 x 8
PWM Channels	High-Resolution	8	6	8
PWW Channels	Standard	4	1	1
12-bit DAC		2	1	1
Analog Comparator	/w 6-bit REF DAC	4	4	4
DMA Channels		4	4	4
Queued Serial Com	munications Interface	2	2	2
Queued Serial Perip	oheral Interface	2	1	1
Inter-Integrated Circ	cuit	1	2	2
Controller Area Net	work	1 (MSCAN)	1 (FlexCAN)	1 (FlexCAN)
GPIO		54	39	54
Package		64 LQFP	48LQFP	64LQFP

 Table 8. Feature comparison between WCT1011 and WCT1012 and WCT1013

4.3 **Pinout diagram**




Figure 2. WCT1011/3VLH pinout diagram




Figure 3. WCT1012VLF pinout diagram

4.4 Pin function description

By default, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses, can be programmed through GPIO module peripheral enable registers and SIM module GPIO peripheral select registers.

Signal name	64 LQFP	48 LQFP	Multiplexing signals	Function description				
тск	1	1	GPIOD2	 Test Clock Input — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pull-up resistor. A Schmitt-trigger input is used for noise immunity. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TCK. 				
RESET	2	2	GPIOD4	RESET — This input is a direct hardware reset on the processor. When RESET is asserted low, the device is initialized and placed in the reset state. A Schmitt-trigger input is used for noise immunity. The internal reset signal is de-asserted synchronous with the internal clocks after a fixed number of internal clocks. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. If RESET functionality is disabled in this mode and the chip can be reset only via POR, COP reset, or software reset. After reset, the default state is RESET.				
GPIOC0	3	3	EXTAL/CLKI N0	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. EXTAL — External Crystal Oscillator Input. This input connects the internal crystal oscillator input to an external crystal or ceramic resonator. CLKIN0 — This pin serves as an external clock input 0. After reset, the default state is GPIOC0. 				
GPIOC1	4	4	XTAL	 After reset, the default state is GPIOCO. Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. XTAL — External Crystal Oscillator Output. This output connects the internal crystal oscillator output to an external crystal or ceramic resonator. After reset, the default state is GPIOC1. 				
GPIOC2	5	5	TXD0/XB_O UT11(TB0)/X B_IN2/CLKO 0	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. TXD0 — The SCI0 transmit data output or transmit/receive in single wire operation. XB_OUT11 — Crossbar module output 11 only on WCT1011. TB0 — Quad timer module B channel 0 input/output only on WCT1012 and WCT1013. 				

Table 9. Pin signal descriptions

Signal name	64 LQFP	48 LQFP	Multiplexing signals	Function description			
			5	XB_IN2 — Crossbar module input 2.			
				CLKO0 — This is a buffered clock output 0; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.			
				After reset, the default state is GPIOC2.			
				Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.			
				RXD0 — The SCI0 receive data input.			
GPIOF8	6		RXD0/XB_O UT10(TB1)/C MPD_O/PW	XB_OUT10 — Crossbar module output 10 only on WCT1011. TB1 — Quad timer module B channel 1 input/output only on WCT1013.			
			M_2X	CMPD_O — Analog comparator D output.			
				PWM_2X — NanoEdge eFlexPWM sub-module 2 output X or input capture X only on WCT1011.			
				After reset, the default state is GPIOF8.			
			TA0/CMPA_ O/RXD0/CLK IN1	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.			
		6		TA0 — Quad timer module A channel 0 input/output.			
GPIOC3	7			CMPA_O — Analog comparator A output.			
				RXD0 — The SCI0 receive data input.			
				CLKIN1 — This pin serves as an external clock input 1.			
				After reset, the default state is GPIOC3.			
				Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.			
				TA1 — Quad timer module A channel 1 input/output.			
GPIOC4	8	7	TA1/CMPB_ O/XB_IN6(X B_IN8)/ EWM_OUT	CMPB_O — Analog comparator B output.			
	0			XB_IN6 — Crossbar module input 6 only on WCT1011. XB_IN8 — Crossbar module input 8 only on WCT1012 and WCT1013.			
				EWM_00T — External watchdog monitor output.			
				After react the default state is CRIOC4			
				After reset, the default state is GPIOC4. Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.			
GPIOA7	9		ANA7&CMP D_IN3(ANC1 1)	ANA7&CMPD_IN3 — Analog input to channel 7 of ADCA and input 3 of analog comparator D only on WCT1011. When used as an analog input, the signal goes to the ANA7 and CMPD_IN3. ANA7&ANC11 — Analog input to channel 7 of ADCA and analog input 11 of ADCC only on WCT1013. When used as an analog input, the signal			
				goes to the ANA7 and ANC11.			
				After reset, the default state is GPIOA7.			

Signal	64	48	Multiplexing				
name	LQFP	LQFP	signals	Function description			
GPIOA6	10		ANA6&CMP D_IN2(ANC1 0)	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA6&CMPD_IN2 — Analog input to channel 6 of ADCA and input 2 of analog comparator D only on WCT1011. When used as an analog input, the signal goes to the ANA6 and CMPD_IN2. ANA6&ANC10 — Analog input to channel 6 of ADCA and analog input 10 of ADCC only on WCT1013. When used as an analog input, the signal goes to the ANA6 and ANC10. 			
GPIOA5	11		ANA5&CMP D_IN1(ANC9)	After reset, the default state is GPIOA6. Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA5&CMPD_IN1 — Analog input to channel 5 of ADCA and input 1 of analog comparator D only on WCT1011. When used as an analog input, the signal goes to the ANA5 and CMPD_IN1. ANA5&ANC9 — Analog input to channel 5 of ADCA and analog input 9 of ADCC only on WCT1013. When used as an analog input, the signal goes to the ANA5 and ANC9. After reset, the default state is GPIOA5.			
GPIOA4	12	8	ANA4&CMP D_IN0&ANC 8	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA4&CMPD_INO — Analog input to channel 4 of ADCA and input 0 of analog comparator D only on WCT1011. When used as an analog input, the signal goes to the ANA4 and CMPD_INO. ANA4&CMPD_IN0&ANC8 — Analog input to channel 4 of ADCA and input 0 of analog comparator D and analog input to channel 8 of ADCC only on WCT1013. When used as an analog input, the signal goes to the ANA4 and CMPD_INO. ANA4&CMPD_IN0 and ANC8. After reset, the default state is GPIOA4. 			
GPIOA0	13	9	ANA0&CMP A_IN3/CMP C_O	 Alter reset, the default state is GPIOA4. Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA0&CMPA_IN3 — Analog input to channel 0 of ADCA and input 3 of analog comparator A. When used as an analog input, the signal goes to the ANA0 and CMPA_IN3. CMPC_O — Analog comparator C output. After reset, the default state is GPIOA0. 			
GPIOA1	14	10	ANA1&CMP A_IN0	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA1 and CMPA_INO — Analog input to channel 1 of ADCA and input 0 of analog comparator A. When used as an analog input, the signal goes to the ANA1 and CMPA_INO. After reset, the default state is GPIOA1. 			
GPIOA2	15	11	ANA2&VREF HA&CMPA_I N1	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA2&VREFHA&CMPA_IN1 — Analog input to channel 2 of ADCA and analog references high of ADCA and input 1 of analog comparator A. When used as an analog input, the signal goes to ANA2 and VREFHA and			

Signal name	64 LQFP	48 LQFP	Multiplexing signals	Function description
name	Larr	Larr	Signais	CMPA_IN1. ADC control register configures this input as ANA2 or VREFHA.
				After reset, the default state is GPIOA2.
				Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOA3	16	12	ANA3&VREF LA&CMPA_I N2	ANA3&VREFLA&CMPA_IN2 — Analog input to channel 3 of ADCA and analog references low of ADCA and input 2 of analog comparator A. When used as an analog input, the signal goes to ANA3 and VREFLA and CMPA_IN2. ADC control register configures this input as ANA3 or VREFLA.
				After reset, the default state is GPIOA3.
				Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB7	17		ANB7&CMP B_IN2&ANC 15	ANB7&CMPB_IN2 — Analog input to channel 7 of ADCB and input 2 of analog comparator B only on WCT1011. When used as an analog input, the signal goes to the ANB7 and CMPB_IN2. ANB7&CMPB_IN2&ANC15 — Analog input to channel 7 of ADCB and input 2 of analog comparator B and analog input to channel 15 of ADCC
				only on WCT1013. When used as an analog input, the signal goes to the ANB7 and CMPB_IN2 and ANC15.
				After reset, the default state is GPIOB7. Port C GPIO — This GPIO pin can be individually programmed as an input
GPIOC5	18	13	DAC_O/XB_I N7	or output pin. DAC_O — 12-bit Digital-to-Analog Converter output. For WCT1011, it's DACA output.
				XB_IN7 — Crossbar module input 7.
				After reset, the default state is GPIOC5.
				Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB6	19		ANB6&CMP B_IN1&ANC 14	ANB6&CMPB_IN1 — Analog input to channel 6 of ADCB and input 1 of analog comparator B only on WCT1011. When used as an analog input, the signal goes to the ANB6 and CMPB_IN1. ANB6&CMPB_IN1&ANC14 — Analog input to channel 6 of ADCB and input 1 of analog comparator B and analog input to channel 14 of ADCC only on WCT1013. When used as an analog input, the signal goes to the ANB6 and CMPB_IN1 and ANC14.
				After reset, the default state is GPIOB6.
				Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB5	20		ANB5&CMP C_IN2&ANC 13	ANB5&CMPC_IN2 — Analog input to channel 5 of ADCB and input 2 of analog comparator C only on WCT1011. When used as an analog input, the signal goes to the ANB5 and CMPC_IN2. ANB5&CMPC_IN2&ANC13 — Analog input to channel 5 of ADCB and input 2 of analog comparator C and analog input to channel 13 of ADCC only on WCT1013. When used as an analog input, the signal goes to the ANB5 and CMPC_IN2 and ANC13.

Cianal	64	40	Multiploving				
Signal name	64 LQFP	48 LQFP	Multiplexing signals	Function description			
				After reset, the default state is GPIOB5.			
GPIOB4	21	14	ANB4&CMP C_IN1&ANC 12	 Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB4&CMPC_IN1 — Analog input to channel 4 of ADCB and input 1 of analog comparator C only on WCT1011. When used as an analog input, the signal goes to the ANB4 and CMPC_IN1. ANB4&CMPC_IN1&ANC12 — Analog input to channel 4 of ADCB and input 1 of analog comparator C and analog input to channel 12 of ADCC only on WCT1013. When used as an analog input, the signal goes to the ANB4 and ANC12. 			
VDDA	22	15	-	After reset, the default state is GPIOB4. Analog Power — This pin supplies 3.3 V power to the analog modules. It must be connected to a clean analog power supply.			
VSSA	23	16	-	Analog Ground — This pin supplies an analog ground to the analog modules. It must be connected to a clean power supply.			
GPIOB0	24	17	ANB0&CMP B_IN3	 Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB0&CMPB_IN3 — Analog input to channel 0 of ADCB and input 3 of analog comparator B. When used as an analog input, the signal goes to ANB0 and CMPB_IN3. After reset, the default state is GPIOB0. 			
GPIOB1	25	18	ANB1&CMP B_IN0/DACB _O	 Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB1&CMPB_INO — Analog input to channel 1 of ADCB and input 0 of analog comparator B. When used as an analog input, the signal goes to ANB1 and CMPB_INO. DACB_O — 12-bit Digital-to-Analog Converter B output only on WCT1011. After reset, the default state is GPIOB1. 			
VCAP1	26	19	-	Connect a 2.2 μ F or greater bypass capacitor between this pin and VSS to stabilize the core voltage regulator output required for proper device operation.			
GPIOB2	27	20	ANB2&VREF HB&CMPC_I N3	 Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB2&VREFHB&CMPC_IN3 — Analog input to channel 2 of ADCB and analog references high of ADCB and input 3 of analog comparator C. When used as an analog input, the signal goes to ANB2 and VREFHB and CMPC_IN3. ADC control register configures this input as ANB2 or VREFHB. After reset, the default state is GPIOB2. 			
GPIOB3	28	21	ANB3&VREF LB&CMPC_I N0	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.			

Signal name	64 LQFP	48 LQFP	Multiplexing signals	Function description			
VDD1	29		-	I/O Power — Supplies 3.3 V power to on-chip digital module.			
VSS1	30	22	-	I/O Ground — Provides ground on-chip digital module.			
GPIOC6	31	23	TA2/XB_IN3/ CMP_REF/ SS0	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. TA2 — Quad timer module A channel 2 input/output. XB_IN3 — Crossbar module input 3. CMP_REF — Input 5 of analog comparator A and B and C and D. SS0 — SS0 is used in slave mode to indicate to the SPI0 module that the current transfer is to be received. This signal is only on WCT1011. After reset, the default state is GPIOC6. 			
GPIOC7	32	24	SSO/TXD0/XB _IN8	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. SS0 — SS0 is used in slave mode to indicate to the SPI0 module that the current transfer is to be received. TXD0 — SCI0 transmit data output or transmit/receive in single wire operation. XB_IN8 — Crossbar module input 8 only on WCT1011. After reset, the default state is GPIOC7. 			
GPIOC8	33	25	MISO0 /RXD0/XB_I N9/XB_OUT 6	After reset, the default state is GPIOC7. Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected. RXD0 — SCI0 receive data input. XB_IN9 — Crossbar module input 9. XB_OUT6 — Crossbar module output 6 only on WCT1011. After reset, the default state is GPIOC8.			
GPIOC9	34	26	SCLK0/XB_I N4/TXD0/XB _OUT8	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. SCLK0 — The SPI0 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input. XB_IN4 — Crossbar module input 4. TXD0 — SCI0 transmit data output or transmit/receive in single wire operation. This signal is only on WCT1011. XB_OUT8 — Crossbar module output 8 only on WCT1011. After reset, the default state is GPIOC9. 			

Signal	Signal 64 48 Multiplexing						
name	LQFP	40 LQFP	signals	Function description			
GPIOC10	35	27	MOSI0 /XB_IN5/MIS O0/XB_OUT 9	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. MOSI0 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input. XB_IN5 — Crossbar module input 5. MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected. XB_OUT9 — Crossbar module output 9 only on WCT1011. 			
GPIOF0	36	28	XB_IN6/TB2/ SCLK1	After reset, the default state is GPIOC10. Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. XB_IN6 — Crossbar module input 6. TB2 — Quad timer module B channel 2 input/output only on WCT1012 and WCT1013. SCLK1 — The SPI1 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input. After reset, the default state is GPIOF0.			
GPIOC11	37	29	CAN_TX/SC L0(SCL1)/TX D1	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. CANTX — CAN transmit data output. SCL0 — IIC0 serial clock only on WCT1011. SCL1 — IIC1 serial clock only on WCT1012 and WCT1013. TXD1 — SCI1 transmit data output or transmit/receive in single wire operation. 			
GPIOC12	38	30	CAN_RX/SD A0(SDA1)/R XD1	After reset, the default state is GPIOC11. Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. CANRX — CAN receive data input. SDA0 — IIC0 serial data line only on WCT1011. SDA1 — IIC1 serial data line only on WCT1012 and WCT1013. RXD1 — SCI1 receive data input. After reset, the default state is GPIOC12.			
GPIOF2	39		SCL0(SCL1)/ XB_OUT6/MI SO1	Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. SCL0 — IIC0 serial clock only on WCT1011. SCL1 — IIC1 serial clock only on WCT1013.			

Downloaded from Arrow.com.

Signal	64	48	Multiplexing	Eurotian description			
name	LQFP	LQFP	signals	Function description			
				 XB_OUT6 — Crossbar module output 6. MISO1 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO1 line of a slave device is placed in the high-impedance state if the slave device is not selected. This signal is only on WCT1011. After reset, the default state is GPIOF2. 			
				Port F GPIO — This GPIO pin can be individually programmed as an input			
GPIOF3	40		SDA0(SDA1) /XB_OUT7/ MOSI1	or output pin. SDA0 — IIC0 serial data line only on WCT1011. SDA1 — IIC1 serial data line only on WCT1013. XB_OUT7 — Crossbar module output 7. MOSI1 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input. This signal is only on WCT1011.			
				After reset, the default state is GPIOF3. Port F GPIO — This GPIO pin can be individually programmed as an input			
GPIOF4	41		TXD1/XB_O UT8/PWM_0 X/PWM_FAU LT6	or output pin. TXD1 — The SCI1 transmit data output or transmit/receive in single wire operation. XB_OUT8 — Crossbar module output 8. PWM_0X — NanoEdge eFlexPWM sub-module 0 output X or input capture X only on WCT1011. PWM_FAULT6 — NanoEdge eFlexPWM fault input 6 only on WCT1011. After reset, the default state is GPIOF4.			
GPIOF5	42		RXD1/XB_O UT9/PWM_1 X/PWM_FAU LT7	 Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. RXD1 — The SCI1 receive data input. XB_OUT9 — Crossbar module output 9. PWM_1X — NanoEdge eFlexPWM sub-module 1 output X or input capture X only on WCT1011. PWM_FAULT7 — NanoEdge eFlexPWM fault input 7 only on WCT1011. After reset, the default state is GPIOF5. 			
VSS2	43	31	-	I/O Ground — Provides ground to on-chip digital module.			
VDD2	44	32	-	I/O Power — Supplies 3.3 V power to on-chip digital module.			
GPIOE0	45	33	PWM_0B	Port E GPIO — This GPIO pin can be individually programmed as an input or output pin. PWM_0B — NanoEdge eFlexPWM sub-module 0 output B or input capture B.			
				After reset, the default state is GPIOE0.			

Signal	64	48	Multiplexing	Function description			
name	LQFP	LQFP	signals				
GPIOE1	46	34	PWM_0A	Port E GPIO — This GPIO pin can be individually programmed as an input or output pin. PWM_0A — NanoEdge eFlexPWM sub-module 0 output A or input capture A.			
				After reset, the default state is GPIOE1.			
	47	25		Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.			
GPIOE2	47	35	PWM_1B	PWM_1B — NanoEdge eFlexPWM sub-module 1 output B or input capture B.			
				After reset, the default state is GPIOE2.			
				Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.			
GPIOE3	48	36	PWM_1A	PWM_1A — NanoEdge eFlexPWM sub-module 1 output A or input capture A.			
				After reset, the default state is GPIOE3.			
				Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.			
		37	TA3/XB_IN6/ EWM_OUT	TA3 — Quad timer module A channel 3 input/output.			
GPIOC13	49			XB_IN6 — Crossbar module input 6.			
				EWM_OUT — External watchdog monitor output.			
				After reset, the default state is GPIOC13.			
				Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.			
GPIOF1	50	38	8 CLKO1/XB_I N7/CMPD_O	CLKO1 — This is a buffered clock output 1; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.			
				XB_IN7 — Crossbar module input 7.			
				CMPD_O — Analog comparator D output.			
				After reset, the default state is GPIOF1.			
				Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.			
GPIOE4	51	39	PWM_2B/XB _IN2	PWM_2B — NanoEdge eFlexPWM sub-module 2 output B or input capture B.			
				XB_IN2 — Crossbar module input 2.			
				After reset, the default state is GPIOE4.			
				Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.			
GPIOE5	52	40	PWM_2A/XB _IN3	PWM_2A — NanoEdge eFlexPWM sub-module 2 output A or input capture A.			

Signal	64	48	Multiplexing	Function description
name	LQFP	LQFP	signals	XB_IN3 — Crossbar module input 3.
				After reset, the default state is GPIOE5. Port E GPIO — This GPIO pin can be individually programmed as an input
				or output pin.
GPIOE6	53		PWM_3B/XB _IN4	PWM_3B — NanoEdge eFlexPWM sub-module 3 output B or input capture B.
				XB_IN4 — Crossbar module input 4.
				After reset, the default state is GPIOE6.
				Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE7	54		PWM_3A/XB _IN5	PWM_3A — NanoEdge eFlexPWM sub-module 3 output A or input capture A.
				XB_IN5 — Crossbar module input 5.
				After reset, the default state is GPIOE7.
				Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
0010044			SDA0/XB_O	SDA0 — IIC0 serial data line.
GPIOC14	55	41	UT4/PWM_F AULT4	XB_OUT4 — Crossbar module output 4.
				PWM_FAULT4 — NanoEdge eFlexPWM fault input 4 only on WCT1011.
				After reset, the default state is GPIOC14. Port C GPIO — This GPIO pin can be individually programmed as an input
				or output pin.
GPIOC15	56	42	SCL0/XB_O UT5/PWM_F	SCL0 — IIC0 serial clock.
GPIOC 15	90	42	AULT5	XB_OUT5 — Crossbar module output 5.
				PWM_FAULT5 — NanoEdge eFlexPWM fault input 5 only on WCT1011.
				After reset, the default state is GPIOC15. Connect a 2.2 µF or greater bypass capacitor between this pin and VSS to
VCAP2	57	43	-	stabilize the core voltage regulator output required for proper device operation.
				Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
				TB2 — Quad timer module B channel 2 input/output only on WCT1013.
GPIOF6	58		TB2/PWM_3 X/XB_IN2	PWM_3X — NanoEdge eFlexPWM sub-module 3 output X or input capture X.
				XB_IN2 — Crossbar module input 2.
				After reset, the default state is GPIOF6.
GPIOF7	59		TB3/CMPC_ O/SS1/XB_IN 3	Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.

Cirmel	Signal 64 49 Multiplaying						
Signal name	64 LQFP	48 LQFP	Multiplexing signals	Function description			
name	LQII	EQII	orginato	TB3 — Quad timer module B channel 3 input/output only on WCT1013.			
				CMPC_O— Analog comparator C output.			
				$\overline{\text{SS1}} - \overline{\text{SS1}}$ is used in slave mode to indicate to the SPI1 module that the current transfer is to be received.			
				XB_IN3 — Crossbar module input 3.			
				After reset, the default state is GPIOF7.			
VDD3	60	44	-	I/O Power — Supplies 3.3 V power to on-chip digital module.			
VSS3	61	45	-	I/O Ground — Provides ground to on-chip digital module.			
TDO	62	46	GPIOD1	Test Data Output — This tri-stateable output pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states, and changes on the falling edge of TCK. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.			
				After reset, the default state is TDO.			
				Test Mode Select Input — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.			
тмѕ	63	47	GPIOD3	Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.			
				After reset, the default state is TMS.			
				NOTE: Always tie the TMS pin to VDD through a 2.2 $k\Omega$ resistor if need to keep on-board debug capability. Otherwise, directly tie to VDD.			
				Test Data Input — This input pin provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an on- chip pull-up resistor.			
TDI	64	48	GPIOD0	Port D GPIO — This GPIO pin can be individually programmed as an input or output pin.			
				After reset, the default state is TDI.			

4.5 Ordering information

Table 10 lists the pertinent information needed to place an order. Consult the NXP Semiconductors sales office to determine availability and to order this device.

Device	Supply voltage	Package type	Pin count	Ambient temp.	Order number
MWCT1011VLH	3.0 to 3.6 V	LQFP	64	-40 to +105 ℃	MWCT1011VLH
MWCT1012VLF	3.0 to 3.6 V	LQFP	48	-40 to +105 ℃	MWCT1012VLF
MWCT1013VLH	3.0 to 3.6 V	LQFP	64	-40 to +105 ℃	MWCT1013VLH

 Table 10. MWCT101x ordering information

4.6 Package outline drawing

To find a package drawing, go to <u>nxp.com</u> and perform a keyword search for the drawing's document number of 98ASS23234W for 64LQFP and 98ASH00962A for 48LQFP.

5 Software library

The software for WCT101x is matured and tested for production ready. NXP provides a Wireless Charging Transmitter (WCT) software library for speeding user designs. In this library, low-level drivers of HAL (Hardware Abstract Layer), callback functions for library access are open to user. For the software API and library details, see the *WCT101xA TX Library User's Guide* (WCT101XALIBUG).

5.1 Memory map

WCT101x has large on-chip Flash memory and RAM for user design. Besides wireless charging transmitter library code, the user can develop private functions and link it to library through predefined APIs.

Part	Memory	Total size		
WCT1011	Flash	64 KB		
	RAM	8 KB		
WCT1012	Flash	96 KB		
	RAM	16 KB		
WCT1013	Flash	288 KB		
	RAM	32 KB		

Table 11. WCT101x memory footprint

5.2 Software library and API description

For more information about WCT software library and API definition, see the *WCT101xA TX Library User's Guide* (WCT101XALIBUG).

6 Design Considerations

6.1 Electrical design considerations

To ensure correct operations on the device and system, pay attention to the following points:

• The minimum bypass requirement is to place 0.01 - 0.1 µF capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the VDD/VSS pairs, including VDDA/VSSA. Ceramic and tantalum capacitors tend to provide better tolerances.

- Bypass the VDD and VSS with approximately 10 μ F, plus the number of 0.1 μ F ceramic capacitors.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the VDD and VSS circuits.
- Take special care to minimize noise levels on the VDDA and VSSA pins.
- It is recommended to use separate power planes for VDD and VDDA and use separate ground planes for VSS and VSSA. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, connect a small inductor or ferrite bead in serial with VDDA trace.
- If desired, connect an external RC circuit to the RESET pin. The resistor value should be in the range of 4.7 k Ω 10 k Ω ; and the capacitor value should be in the range of 0.1 μ F 4.7 μ F.
- Add a 2.2 k Ω external pull-up on the TMS pin of the JTAG port to keep device in a restate during normal operation if JTAG converter is not present.
- During reset and after reset but before I/O initialization, all I/O pins are at input mode with internal weak pull-up.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than 33 pF/10 Ω RC filter.
- To assure chip reliable operation, reserve enough margin for chip electrical design. Figure 4 shows the relationship between electrical ratings and electrical operating characteristics for correct chip operation.




Figure 4. Relationship between ratings and operating characteristics

6.2 PCB layout considerations

- Provide a low-impedance path from the board power supply to each VDD pin on the device and from the board ground to each VSS pin.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD and VSS pins are as short as possible.
- PCB trace lengths should be minimal for high-frequency signals.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- The decoupling capacitors of 0.1 µF must be placed on the VDD pins as close as possible, and place those ceramic capacitors on the same PCB layer with WCT101x device. VIA is not recommend between the VDD pins and decoupling capacitors.
- As the wireless charging system functions as a switching-mode power supply, the power components layout is very important for the whole system power transfer efficiency and EMI performance. The power routing loop should be as small and short as possible. Especially for the resonant network, the traces of this circuit should be short and wide, and the current loop should be optimized smaller for the MOSFETs, resonant capacitor and primary coil. Another important thing is that the control circuit and power circuit should be separated.

6.3 Thermal design considerations

WCT101x power consumption is not so critical, so there is not additional part needed for power dissipation. However, the power inverter needs the additional PCB Cu copper to dissipate the heat, so good thermal package MOSFET is recommended, such as DFN package, and for the resonant capacitor, COG material, and 1206 or 1210 package are recommended to meet the thermal requirement. The worst thermal case is on the inverter, so the user should make some special actions to dissipate the heat for good transmitter system thermal performance.

7 Links

- <u>nxp.com</u>
- <u>nxp.com/products/power-management/wireless-charging-ics</u>
- <u>www.wirelesspowerconsortium.com</u>

8 Revision history

This table summarizes revisions to this document.

Revision number	Date	Substantial changes	
0	10/2017	Initial release.	
1	08/2018	Added MWCT1012VLF.	
1.1	04/2019	Updated WCT101X memory footprint.	
1.2	05/2019	Updated Figure 1.	

Table 12. Revision history

9 Addendum for MWCT1011VLHSTx

This addendum provides update to all revisions of the *MWCT1011VLH Data Sheet* (document MWCT101XDS).

The purpose of the addendum is to outline the differences that need to be considered in designing the MWCT1011VLHST/MWCT1011VLHSTR and MWCT1011VLH.

MWCT1011VLHST has exactly the same peripherals and electrical specifications and package as the MWCT1011VLH.

MWCT1011VLHSTR has exactly the same peripherals and electrical specifications and package as the MWCT1011VLH with the exception that MWCT1011VLHSTR is a part number assigned for Tape and Reel.

9.1 Ordering information

The following table lists the pertinent information needed to place an order. Consult the NXP Semiconductors sales office to determine availability and to order this device.

Device	Supply voltage	Package type	Pin count	Ambient temp.	Order number
MWCT1011VLHST	3.0 to 3.6 V	LQFP	64	-40 to +105 ℃	MWCT1011VLHST
MWCT1011VLHSTR	3.0 to 3.6 V	LQFP	64	-40 to +105 ℃	MWCT1011VLHSTR

Table 13. MWCT1011VLHSTx ordering information

9.2 Package outline drawing

To find a package drawing, go to <u>www.nxp.com</u> and perform a keyword search for the drawing's document number of 98ASS23234W.

10 Addendum for MWCT1012VLFR

This addendum provides update to all revisions of the *MWCT1012VLF Data Sheet* (document MWCT101XDS).

The purpose of the addendum is to outline the differences that need to be considered in designing the MWCT1012VLFR and MWCT1012VLF.

MWCT1012VLFR has exactly the same peripherals and electrical specifications and package as the MWCT1012VLF.

10.1 Ordering information

The following table lists the pertinent information needed to place an order. Consult a NXP Semiconductors sales office to determine availability and to order this device.

Table 14. MWCT101	VLFR ordering information
-------------------	---------------------------

Device	Supply voltage	Package type	Pin count	Ambient temp.	Order number
MWCT1012VLFR	3.0 to 3.6 V	LQFP	48	-40 to +105 ℃	MWCT1012VLFR

10.2 Package outline drawing

To find a package drawing, go to <u>www.nxp.com</u> and perform a keyword search for the drawing's document number of 98ASH00962A.

11 Addendum for MWCT1013VLHSTx

This addendum provides update to all revisions of the *MWCT1013VLH Data Sheet* (document MWCT101XDS).

The purpose of the addendum is to outline the differences that need to be considered in designing the MWCT1013VLHST/MWCT1013VLHSTR and MWCT1013VLH.

MWCT1013VLHST has exactly the same peripherals and electrical specifications and package as the MWCT1013VLH.

MWCT1013VLHSTR has exactly the same peripherals and electrical specifications and package as the MWCT1013VLH with the exception that MWCT1013VLHSTR is a part number assigned for Tape and Reel.

11.1 Ordering information

The following table lists the pertinent information needed to place an order. Consult a NXP Semiconductors sales office to determine availability and to order this device.

Device	Supply voltage	Package type	Pin count	Ambient temp.	Order number
MWCT1013VLHST	3.0 to 3.6 V	LQFP	64	-40 to +105 ℃	MWCT1013VLHST
MWCT1013VLHSTR	3.0 to 3.6 V	LQFP	64	-40 to +105 ℃	MWCT1013VLHSTR

 Table 15.
 MWCT1013VLHSTx ordering information

11.2 Package outline drawing

To find a package drawing, go to <u>www.nxp.com</u> and perform a keyword search for the drawing's document number of 98ASS23234W.

How to Reach Us:

Home Page: www.nxp.com

Web Support: www.nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: www.nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFIRE, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. Bluetooth is a registered trademark owned by Bluetooth SIG.

© 2019 NXP B.V.

Document Number: WCT101XDS Rev. 1.2 05/2019