

# **AUIRS20162S**

#### **Features**

- Leadfree, RoHS compliant
- Automotive qualified
- One high side output and internal low side Vs recharge.
- CMOS Schmitt trigger inverted input with pull up resistor
- CMOS Schmitt trigger inverted reset with pull down resistor
- 5V compatible logic level inputs
- Immune to -Vs spike and tolerant to dVs/dt

### **Typical Applications**


- Common Rail Injections
- Diesel/Gasoline Direct Injections
- Solenoid Drivers
- Actuators and brushed DC motors

#### **Product Summary**

Topology	Low side input, high side driver with Vs recharge
V <sub>OFFSET</sub>	150 V
V <sub>OUT</sub>	4.4 V – 20 V
I <sub>o+</sub> & I <sub>o-</sub> (typical)	0.25 A
t <sub>ON</sub> & t <sub>OFF</sub> (typical)	150 ns
Deadtime DT <sub>ON</sub> / DT <sub>OFF</sub> (typical)	70ns / 6 us

**Package Options** 





Orderable Part Number	Package Type	Standard Pack		Note
Orderable Part Number	rackage Type	Form	Quantity	
AUIRS20162S(TR)	SOIC8	Tape and Reel	2500	



### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. These are stress ratings only, functional operation of the device at these or any other condition beyond those indicated in the "Recommended Operating Condition" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. All voltage parameters are absolute voltages referenced to GND unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
$V_{BS}$	High Side Floating Supply Voltage	-0.3	20	V
V <sub>B</sub>	High Side Driver Output Stage Voltage,	-5.0	166	V
	Neg. transient: 0.5 ms, external MOSFET off			
Vs	High Side Floating Supply Offset Voltage	-8.0	150	V
	Neg. transient 0.4 µs			
$V_{HO}$	Output Voltage Gate Connection	$V_{S} - 0.3$	$V_B + 0.3$	V
Vcc	Supply Voltage	-0.3	20	V
V <sub>IN</sub>	Input Voltage	-0.3	$V_{CC} + 0.3$	V
lin	Input Injection Current. Full function, no latch-up;		+1	mA
	(guaranteed by design). Test at 5V and 7V on Eng. Samples.			
V <sub>RES</sub>	Reset Input Voltage	-0.3	$V_{CC} + 0.3$	V
dV/dt	Allowable Offset Voltage Slew Rate	-50	50	V/nsec
RthJA	Thermal resistance, junction to ambient	- 1	200	°C/W
TJ	Junction Temperature	-55	150	°C
Ts	Storage Temperature	-55	150	ô

## **Recommended Operating Conditions**

For proper operations the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units
V <sub>B</sub> <sup>†</sup>	High Side Driver Output Stage Voltage	Vs+4.4	Vs+20	V
Vs	High Side Floating Supply Offset Voltage	-3	150	V
Vно	Output Gate Voltage	Vs	V <sub>B</sub>	V
V <sub>CC</sub> ††††	Supply Voltage	4.4	6.5	V
V <sub>IN</sub>	Input Voltage	0	V <sub>CC</sub>	V
$V_{RES}$	Reset Input Voltage	0	V <sub>CC</sub>	V
Ta	Ambient Temperature	-40	125	°C
$f_s$	Switching frequency <sup>††</sup> (load: 50 Ohm, 2.5nF into V <sub>S</sub> )		200	kHz
t <sub>inlow_min</sub>	Minimum low input width ***	1000		ns
t <sub>inhigh_min</sub>	Minimum high input width	60		ns

Reset-logic functional for V<sub>BS</sub> > 2V

Logic operation functional for Vcc > 2.7V, see also table Table 1 on page 10.

Duty cycle = 0.5,  $V_{BS} = 7 \text{ V}$ 

Guaranteed by design. Pulse width below the specified values may be ignored. Output will either follow the input or will ignore it. No false output state is guaranteed when minimum input width is smaller than  $t_{\rm in}$ .



#### **Electrical Characteristics**

Unless otherwise specified,  $V_{CC}$  = 5V,  $V_{BS}$  = 7V,  $V_{S}$  = 0V, IN = 0V, RES = 5V, load R = 50 $\Omega$ , C = 2.5nF. Unless otherwise noted, these specifications apply for an operating junction temperature range of -40°C  $\leq$  Tj  $\leq$  125°C.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
VCC Supply	y Characteristics					
V <sub>CCUV+</sub>	V <sub>CC</sub> Supply Undervoltage Positive Going Threshold			4.3		V <sub>CC</sub> rising from 0V
V <sub>CCUV</sub> -	V <sub>CC</sub> Supply Undervoltage Negative Going Threshold	2.8			V	V <sub>CC</sub> dropping from 5V
V <sub>CCUVHYS</sub>	V <sub>CC</sub> Supply Undervoltage Lockout Hysteresis	0.02	0.3	0.60		
t <sub>dUVCC</sub>	Undervoltage Lockout Response Time	0.5		20	μѕес	V <sub>CC</sub> steps either from 6.5V to 2.7V or from 2.7V to 6.5V
I <sub>QCC</sub>	V <sub>CC</sub> Supply Current			400	uA	V <sub>CC</sub> = 3.6V & 6.5V
$V_{BS}$ Supply $V_{BSUV^+}$	Characteristics  V <sub>BS</sub> Supply Undervoltage Positive Going Threshold  V <sub>BS</sub> Supply Undervoltage	3.9		5.4	V	V <sub>BS</sub> rising from 0V V <sub>BS</sub> dropping from 5V
V <sub>BSUVHYS</sub>	Negative Going Threshold  V <sub>BS</sub> Supply Undervoltage Lockout Hysteresis	0.02	0.3	0.60		55 11 0
t <sub>dUVBS</sub>	Undervoltage Lockout Response Time	0.5		20	μsec	V <sub>BS</sub> steps either from 6.5V to 2.7V or from 2.7V to 6.5V
I <sub>QBS1</sub>	V <sub>BS</sub> Supply Current			130	μΑ	static mode, $V_{BS} = 7V$ , $IN = 0V$ or $5V$
I <sub>QBS2</sub>	V <sub>BS</sub> Supply Current			300	μΑ	static mode, $V_{BS} = 16V$ , $IN = 0V$ or $5V$
$\Delta V_{BS}^{\dagger}$	V <sub>BS</sub> Drop Due to Output Turn-On			210	mV	$V_{BS}$ = 7V, $C_{BS}$ = 1 $\mu$ F, $t_{d\_lgen^*lN}$ = 3 $\mu$ sec, $t_{TEST}$ = 100 $\mu$ sec, No load

<sup>&</sup>lt;sup>†</sup>See also Fig. 4 and 5



#### **Electrical Characteristics**

Unless otherwise specified, VCC = 5V, VBS = 7V, VS = 0V, IN = 0V, RES = 5V, load R =  $50\Omega$ , C = 2.5nF. Unless otherwise noted, these specifications apply for an operating junction temperature range of -40°C  $\leq$  Tj  $\leq$  125°C.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
Gate Driver	· Characteristics					
I <sub>PKSo1</sub>	Peak Output Source Current	120	250		mA	Tj = 25°C, <sup>††</sup>
I <sub>PKSo2</sub>	Peak Output Source Current	70			mA	tt
I <sub>PKSo3</sub>	Peak Output Source Current	250	500		mA	$V_{BS} = 16V, Tj = 25^{\circ}C^{\dagger\dagger}$
I <sub>PKSo4</sub>	Peak Output Source Current	150			mA	$V_{BS} = 16V^{\dagger\dagger}$
t <sub>r1</sub>	Output Rise Time		0.2	0.4	μsec	Tj = 25°C
t <sub>r2</sub>	Output Rise Time			0.5	μsec	
t <sub>r3</sub>	Output Rise Time		0.1	0.2	μsec	V <sub>BS</sub> = 16V, Tj = 25°C
t <sub>r4</sub>	Output Rise Time			0.3	μsec	V <sub>BS</sub> = 16V
I <sub>PKSi1</sub>	Peak Output Sink Current	120	250		mA	$IN = 5V, Tj = 25^{\circ}C^{\dagger\dagger}$
I <sub>PKSi2</sub>	Peak Output Sink Current	70			mA	IN = 5V, <sup>††</sup>
I <sub>PKSi3</sub>	Peak Output Sink Current	250	500		mA	$V_{BS} = 16V, IN = 5V, Tj = 25^{\circ}C^{\dagger\dagger}$
I <sub>PKSi4</sub>	Peak Output Sink Current	150			mA	$V_{BS} = 16V, IN = 5V, Tj = 25^{\circ}C^{\dagger\dagger}$ $V_{BS} = 16V, IN = 5V^{\dagger\dagger}$
t <sub>f1</sub>	Output Fall Time		0.2	0.4	μsec	IN = 5V, Tj = 25°C
t <sub>f2</sub>	Output Fall Time			0.5	μsec	IN = 5V
t <sub>f3</sub>	Output Fall Time		0.1	0.2	μsec	V <sub>BS</sub> = 16V, IN = 5V, Tj = 25°C
t <sub>f4</sub>	Output Fall Time			0.3	μsec	V <sub>BS</sub> = 16V, IN = 5V
t <sub>plh</sub>	Input-to-Output Turn-On Propagation Delay (50% input level to 10% output level)		0.15	0.35	μsec	
t <sub>phl</sub>	Input-to-Output Turn-Off Propagation Delay (50% input level to 90% output level)		0.15	0.35	μsec	
t <sub>phl_res</sub>	RES-to-Output Turn-Off Propagation Delay (50% input level to 90% [t <sub>phl</sub> ] output levels)		0.15	0.35	µѕес	
t <sub>plh_res</sub>	RES-to-Output Turn-On Propagation Delay (50% input level to 10% [t <sub>plh</sub> ] output levels)		0.15	0.35	µsес	

Peak Output Sink and Source Current tests are performed with the output shorted and therefore highly dissipative. Therefore, it is not recommended that this test be performed for longer than 10usec at a time.



#### **Electrical Characteristics**

Unless otherwise specified,  $V_{CC} = 5V$ ,  $V_{BS} = 7V$ , VS = 0V, IN = 0V, RES = 5V, load  $R = 50\Omega$ , C = 2.5nF. Unless otherwise noted, these specifications apply for an operating junction temperature range of  $-40^{\circ}C \le Tj \le 125^{\circ}C$ .


Symbol	Definition	Min	Тур	Max	Units	Test Conditions
nput Char	acteristics					
$V_{INH}$	High Logic Level Input Threshold	0.66* Vcc			V	V <sub>cc</sub> =5V
V <sub>INL</sub>	Low Logic Level Input Threshold			0.28* Vcc	V	V <sub>cc</sub> =5V
R <sub>IN</sub>	IN pull up Input Resistance	60	100	220	kΩ	
I <sub>IN</sub>	High Logic Level Input Current			5	μΑ	V <sub>IN</sub> = V <sub>CC</sub>
$V_{H\_RES}$	High Logic Level RES Input Threshold	0.66* Vcc			V	V <sub>cc</sub> =5V
$V_{L\_RES}$	Low Logic Level RES Input Threshold			0.28* Vcc	V	V <sub>cc</sub> =5V
R <sub>RES</sub>	RES pull down Input Resistance	60	100	220	kΩ	
I <sub>RES</sub>	Low Logic Level Input Current			5	μА	V <sub>RES</sub> =0
Recharge (	Characteristics					
t <sub>on_rech</sub>	Recharge Transistor Turn- On Propagation Delay	3	6	9	μsec	V <sub>S</sub> = 5V
t <sub>off_rech</sub>	Recharge Transistor Turn- Off Propagation Delay		0.08	0.24	μsec	
V <sub>RECH</sub>	Recharge Output Transistor On-State Voltage Drop			1.2	V	IS = 1mA, IN = 5V.
Deadtime (	Characteristics					
DT <sub>HOFF</sub>	High Side Turn-Off to Recharge gate Turn-On	3	6	9	μsec	$V_{CC} = 5V$ , $V_{BS} = 7V$
DT <sub>HON</sub>	Recharge gate Turn-Off to High Side Turn-On	0.005	0.07	0.4	μѕес	$V_{CC} = 5V, V_{BS} = 7V$



**Functional Block Diagram** (VB Undervoltage RESET VB to VS Pulse Filter FLIP FLOP Break Before Make (HO) vcc> **₹** Undervoltage RESET VCC to Gnd Lovel Shifter "ON" Lovel Shifter "OFF" Dominant CDAID)



Input/Output Pin Equivalent Circuit Diagrams






## **Lead Definitions**

Pin Number	Symbol	Pin description			
1	V <sub>cc</sub>	Driver Supply, typically 5.0V			
2	IN-	Driver Control Signal Input (negative logic)			
3	GND	Ground			
4	RESET-	Driver Enable Signal Input (negative logic)			
5	V <sub>s</sub>	MOSFET Source Connection			
6	NC	No Connection (no Bond-wire)			
7	НО	MOSFET Gate Connection			
8	V <sub>B</sub>	Driver Output Stage Supply			

## **Lead Assignments**



8 Lead SOIC



### **Application Information and Additional Details**

The AUIRS20162S is a high voltage power MOSFET and IGBT high side driver with internal VS-to-GND recharge NMOS. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard 5V CMOS or LSTTL logic. The output driver features a 250mA high pulse current buffer stage. The channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration, which operates up to 150 volts above GND ground.

A Truth table for  $V_{CC}$ ,  $V_{BS}$ , RESET, IN,  $H_O$  and RechFET is shown as follows. This table is valid for voltages ranges defined in the recommended operating conditions section.

	Supply voltages and thresholds		Signals		Pooborgo Poth
Vcc	V <sub>BS</sub>	RESET-	IN-	Но	Recharge Path
< V <sub>CCUV</sub> -	X	Х	Х	OFF	ON
> V <sub>CCUV+</sub>	X	LOW	Х	OFF	ON
> V <sub>CCUV+</sub>	X	Х	HIGH	OFF	ON
> V <sub>CCUV+</sub>	> V <sub>BSUV+</sub>	HIGH	LOW	ON	OFF
> V <sub>CCUV+</sub>	< V <sub>BSUV</sub> -	HIGH	LOW	OFF	OFF

Table 1: logic operation

Recharge Path = ON indicates that the recharge MOSFET is on. Recharge Path = OFF indicates that the recharge MOSFET is off.

In the case that Vcc will be removed during operation, Ho will be turned off if the resulting dVcc/dt is slow enough to allow UVLO response time as defined in the tduvcc parameter. If Ho was low it will remain low.



## **Timing Diagrams and Additional Information**




Figure 1: Input/Output Timing Diagram

### Reset




Figure 2: Reset Timing Diagram

## Start-up




Figure 3: Start up Diagram



## **VB Drop Voltage Test**





Figure 4: Vbs drop Voltage test



Vbs voltage drop due to the high side section activation at no load

Figure 5: Vbs drop Voltage waveforms



### **Performance Graphs**

#### **RESET Functionality Graph:**




Figure 6-1

#### Figure 6. RESET Functionality:

This graph explains the functionality limitation as a function of  $V_{CC}$ ,  $V_{BS}$  and temperature. For each particular temperature and  $V_{CC}$ , the output is non-functional for any value of  $V_{BS}$  above the drawn curve. But for any value of  $V_{BS}$  below the curve the functionality is fine.

#### **RESET Functional Diagram:**




Figure 6-2



### **Parameter Temperature Trends**

Figures illustrated in this chapter provide information on the experimental performance of the AUIRS20162S HVIC. The line plotted in each figure is generated from actual lab data. A large number of individual samples were tested at three temperatures (-40 °C, 25 °C, and 125 °C) in order to generate the experimental curve. The line consists of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood trend. The individual data points on the Typ. curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).

#### Input and Reset Thresholds:




Figure 7-1: Positive Input and Reset Threshold Voltage Distribution Curves




Figure 7-2: Negative Input and Reset Threshold Voltage Distribution Curves

13



## $V_{\text{BUV}}$ Undervoltage Shutdown Threshold $V_{\text{B}}$ :




Figure 8-1: Negative going VBSUV- value vs. Temperature:




Figure 8-2: Positive going VBSUV+ Value vs. Temperature



### Input and Reset Impedance




Figure 9: Input and Reset Impedance Distribution Curves vs. Temperature

## **Recharge FET I-V Curve**





Figure 10: Recharge FET IV-Curve




## Package Details: SOIC8






## Tape and Reel Details: SOIC8



#### CARRIER TAPE DIMENSION FOR 8SOICN

	Me	tric	Imperial		
Code	Min	Max	Min	Max	
Α	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
С	11.70	12.30	0.46	0.484	
D	5.45	5.55	0.214	0.218	
E	6.30	6.50	0.248	0.255	
F	5.10	5.30	0.200	0.208	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	




### REEL DIMENSIONS FOR 8SOICN

	Me	etric	Imperial		
Code	Min	Max	Min	Max	
Α	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	18.40	n/a	0.724	
G	14.50	17.10	0.570	0.673	
Н	12.40	14.40	0.488	0.566	



## **Part Marking Information**





# Qualification Information (Note1)

		Automotive (per AEC-Q100)			
Qualification Level		Comments: This family of ICs has passed an Automotiv qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.			
Moisture Sensitivity Level		SOIC8N	MSL3 260°C (Note2) (per IPC/JEDEC J-STD-020)		
	Machine Model		Class M1 (Pass +/-200 V)		
		(per AEC-Q100-003)			
ESD	Human Body Model	Class H1C (+/-2000V)			
LSD	Traman Body Woder	(per AEC-Q100-002)			
	0, 15 , 14 , 1	Class C4 (Pass +/-1000V)			
	Charged Device Model		(per AEC-Q100-011)		
101 / 1 11 7 /		Class II, Level A			
IC Latch-Up Test		(per AEC-Q100-004)			
RoHS Compliant		, and the second	Yes		

- Note 1 Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- Higher MSL ratings may be available for the specific package types listed here. Please contact your Note 2 International Rectifier sales representative for further information.



#### **IMPORTANT NOTICE**

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

IR products are neither designed nor intended for use in military/aerospace applications or environments unless the IR products are specifically designated by IR as military-grade or "enhanced plastic." Only products designated by IR as military-grade meet military specifications. Buyers acknowledge and agree that any such use of IR products which IR has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

#### **WORLD HEADQUARTERS:**

101 N. Sepulveda Blvd., El Segundo, California 90245 Tel: (310) 252-7105

www.irf.com

© 2014 International Rectifier

Submit Datasheet Feedback

December 10, 2014

20