## 74HCT534

## 5 V octal D-type flip-flop; positive-edge trigger; inverting; 3-state

Rev. 03 - 18 October 2004 Product data sheet

## 1. General description

The 74 HCT 534 is a high-speed Si -gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HCT534 is specified in compliance with JEDEC standard no. 7A.

The 74HCT534 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and inverting 3 -state outputs for bus oriented applications. A clock (CP) and an output enable ( $\overline{\mathrm{OE}}$ ) input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When $\overline{\text { EE }}$ is LOW, the contents of the 8 flip-flops are available at the outputs. When $\overline{\mathrm{OE}}$ is HIGH, the outputs go to the high-impedance OFF-state. Operation of the $\overline{\mathrm{OE}}$ input does not affect the state of the flip-flops.

The 74 HCT 534 is functionally identical to the 74 HCT 374 , but has inverted outputs.

## 2. Features

- 3-state inverting outputs for bus oriented applications
- 8-bit positive-edge triggered register
- Common 3-state output enable input.


## 3. Quick reference data

Table 1: Quick reference data
$G N D=0 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C} ; t_{r}=t_{f}=6 \mathrm{~ns}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\mathrm{PLH}}$ | propagation delay <br> CP to $\overline{\mathrm{Q}} \mathrm{n}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | - | 13 | - | ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock <br> frequency | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | - | 40 | - | MHz |
| $\mathrm{C}_{\mathrm{I}}$ | input capacitance |  | - | 3.5 | - | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | power dissipation <br> capacitance per flip-flop | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\underline{[1][\underline{[2]}}-$ | 19 | - | pF |

[1] $\mathrm{C}_{P D}$ is used to determine the dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in $\mu \mathrm{W}$ ).
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i} \times N+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in MHz ;
$\mathrm{f}_{\mathrm{o}}=$ output frequency in MHz ;
$\mathrm{C}_{\mathrm{L}}=$ output load capacitance in pF ;
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage in Volts;
$\mathrm{N}=$ number of inputs switching;
$\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of the outputs.
[2] The condition is $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$.

## 4. Ordering information

Table 2: Ordering information

| Type number | Package |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Temperature range | Name | Description | Version |
| 74 HCT 534 N | $-40^{\circ} \mathrm{C}$ t0 $+125^{\circ} \mathrm{C}$ | DIP20 | plastic dual in-line package; 20 leads (300 mil) | SOT146-1 |
| 74 HCT 534 D | $-40^{\circ} \mathrm{C} \mathrm{t0}+125^{\circ} \mathrm{C}$ | SO20 | plastic small outline package; 20 leads; body <br> width 7.5 mm | SOT163-1 |

## 5. Functional diagram



Fig 1. Functional diagram.


Fig 2. Logic symbol.


Fig 3. IEC logic symbol.


Fig 4. Logic diagram.

## 6. Pinning information

### 6.1 Pinning



Fig 5. Pin configuration.

### 6.2 Pin description

Table 3: Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| $\overline{O E}$ | 1 | 3-state output enable input (active LOW) |
| $\overline{\text { Q }}$ | 2 | 3-state output |
| D0 | 3 | data input |
| D1 | 4 | data input |
| $\overline{\text { Q1 }}$ | 5 | 3-state output |
| $\overline{\text { Q2 }}$ | 6 | 3-state output |
| D2 | 7 | data input |
| D3 | 8 | data input |
| $\overline{\text { Q }}$ | 9 | 3-state output |
| GND | 10 | ground (0 V) |
| CP | 11 | clock input (LOW-to-HIGH, edge-triggered) |
| $\overline{\text { Q4 }}$ | 12 | 3-state output |
| D4 | 13 | data input |
| D5 | 14 | data input |
| $\overline{\text { Q5 }}$ | 15 | 3-state output |
| $\overline{\text { Q6 }}$ | 16 | 3-state output |
| D6 | 17 | data input |
| D7 | 18 | data input |
| $\overline{\text { Q }}$ | 19 | 3-state output |
| VCC | 20 | supply voltage |

## 7. Functional description

### 7.1 Function table

Table 4: Function table [1]

| Operating mode | Input |  |  | Internal flip-flops | Output $\overline{\text { Q }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { OE }}$ | CP | Dn |  |  |
| Load and read register | L | $\uparrow$ | I | L | H |
|  | L | $\uparrow$ | h | H | L |
| Load register and disable outputs | H | $\uparrow$ | I | L | Z |
|  | H | $\uparrow$ | h | H | Z |

[1] $\mathrm{H}=\mathrm{HIGH}$ voltage level;
$h=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;
Z = high-impedance OFF-state;
$\uparrow=$ LOW-to-HIGH clock transition.

## 8. Limiting values

Table 5: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V ).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  | -0.5 | +7 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | input diode current | $\mathrm{V}_{\mathrm{I}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | - | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | output diode current | $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or <br> $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | - | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | output source or sink <br> current | $\mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | - | $\pm 35$ | mA |
| $\mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{GND}}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND current |  | - | $\pm 70$ | mA |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | power dissipation | $\underline{[1]}-$ | 750 | mW |  |
|  | DIP20 package | $\underline{[2]}-$ | 500 | mW |  |

[1] Above $70^{\circ} \mathrm{C}$ : $\mathrm{P}_{\text {tot }}$ derates linearly with $12 \mathrm{~mW} / \mathrm{K}$.
[2] Above $70^{\circ} \mathrm{C}$ : $\mathrm{P}_{\text {tot }}$ derates linearly with $8 \mathrm{~mW} / \mathrm{K}$.

## 9. Recommended operating conditions

Table 6: Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |  |

5 V octal D-type flip-flop; positive-edge trigger; inverting; 3-state

Table 6: Recommended operating conditions ...continued

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{O}}$ | output voltage |  | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | input rise and fall <br> times | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | 6.0 | 500 | ns |
| $\mathrm{~T}_{\mathrm{amb}}$ | ambient <br> temperature | see $\underline{\text { Section } 10}$ and $\underline{11}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

## 10. Static characteristics

Table 7: Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 2.0 | 1.6 | - | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ to 5.5 V | - | 1.2 | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | 4.4 | 4.5 | - | V |
|  |  | $\mathrm{l}_{\mathrm{O}}=-6 \mathrm{~mA}$ | 3.98 | 4.32 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=20 \mu \mathrm{~A}$ | - | 0 | 0.1 | V |
|  |  | $\mathrm{l}_{\mathrm{O}}=6.0 \mathrm{~mA}$ | - | 0.16 | 0.26 | V |
| $\mathrm{I}_{\text {LI }}$ | input leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | - | - | $\pm 0.1$ | $\mu \mathrm{A}$ |
| loz | 3-state OFF current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; other inputs <br> $\mathrm{V}_{\mathrm{CC}}$ or $G N D ; \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or $G N D$; $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ | - | - | $\pm 0.5$ | $\mu \mathrm{A}$ |
| ICC | quiescent supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | - | 8.0 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | additional quiescent supply current per input pin | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V} \text {; other inputs } \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \\ & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} \end{aligned}$ |  |  |  |  |
|  |  | pin $\overline{\mathrm{OE}}$ | - | 125 | 450 | $\mu \mathrm{A}$ |
|  |  | pin CP | - | 90 | 325 | $\mu \mathrm{A}$ |
|  |  | pins Dn | - | 35 | 125 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | input capacitance |  | - | 3.5 | - | pF |
| $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ to 5.5 V | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | 4.4 | - | - | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=-6 \mathrm{~mA}$ | 3.84 | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{I}_{0}=20 \mu \mathrm{~A}$ | - | - | 0.1 | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=6.0 \mathrm{~mA}$ | - | - | 0.33 | V |
| $I_{L I}$ | input leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| 939775013817 |  |  | © Koninklijke Philips Electronics N.V. 2004. All rights reserve |  |  |  |
| Product d | sheet | Rev. 03 - 18 October 2004 |  |  |  | 6 of |

Table 7: Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| loz | 3-state OFF current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; other inputs <br> $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND ; $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
| $I_{\text {CC }}$ | quiescent supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | - | 80 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {CC }}$ | additional quiescent supply current per input pin | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V} \text {; other inputs } \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \\ & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} \end{aligned}$ |  |  |  |  |
|  |  | pin OE | - | - | 560 | $\mu \mathrm{A}$ |
|  |  | pin CP | - | - | 405 | $\mu \mathrm{A}$ |
|  |  | pins Dn | - | - | 155 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | 4.4 | - | - | V |
|  |  | $\mathrm{l}_{\mathrm{O}}=-6 \mathrm{~mA}$ | 3.7 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  |  |
|  |  | $\mathrm{l}=20 \mu \mathrm{~A}$ | - | - | 0.1 | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=6.0 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loz | 3-state OFF current | $\begin{aligned} & V_{I}=V_{I H} \text { or } V_{I L} ; \text { other inputs } \\ & V_{C C} \text { or } G N D ; V_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D ; \\ & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} \end{aligned}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | quiescent supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | - | 160 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {CC }}$ | additional quiescent supply current per input pin | $\begin{aligned} & V_{I}=V_{C C}-2.1 \mathrm{~V} \text {; other inputs } \\ & V_{I}=V_{C C} \text { or } G N D ; \\ & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} \end{aligned}$ |  |  |  |  |
|  |  | pin $\overline{O E}$ | - | - | 610 | $\mu \mathrm{A}$ |
|  |  | pin CP | - | - | 440 | $\mu \mathrm{A}$ |
|  |  | pins Dn | - | - | 170 | $\mu \mathrm{A}$ |

## 11. Dynamic characteristics

Table 8: Dynamic characteristics
$G N D=0 \mathrm{~V} ; V_{C C}=4.5 \mathrm{~V} ; t_{r}=t_{f}=6 \mathrm{~ns} ; C_{L}=50 \mathrm{pF}$; see Figure 9

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{tPLH}$ | propagation delay CP to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 6 |  |  |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | 16 | 30 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | - | 13 | - |  |
| $\mathrm{t}_{\text {PZH, }}$ t ${ }_{\text {PZL }}$ | 3-state output enable time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Q}}$ n | see Figure 7 | - | 16 | 30 | ns |

Table 8: Dynamic characteristics ...continued
$G N D=0 \mathrm{~V} ; V_{C C}=4.5 \mathrm{~V} ; t_{r}=t_{f}=6 \mathrm{~ns} ; C_{L}=50 \mathrm{pF}$; see Figure 9

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PHZ }}$, tPLZ | 3 -state output disable time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 7 | - | 18 | 30 | ns |
| $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ | output transition time | see Figure 6 | - | 5 | 12 | ns |
| $\mathrm{t}_{\mathrm{w}}$ | clock pulse width HIGH or LOW | see Figure 6 | 23 | 14 | - | ns |
| $\mathrm{t}_{\text {su }}$ | set-up time Dn to CP | see Figure 8 | 12 | 4 | - | ns |
| $t_{n}$ | hold time Dn to CP | see Figure 8 | 5 | -1 | - | ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock pulse frequency | see Figure 6 |  |  |  |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 22 | 36 | - | MHz |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | - | 40 | - | MHz |
| $\mathrm{C}_{\text {PD }}$ | power dissipation capacitance per flip-flop |  | [1] [2] - | 19 | - | pF |
| $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $t_{\text {PHL }}$, tPLH | propagation delay CP to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 6 | - | - | 38 | ns |
| $\mathrm{t}_{\text {PzH }}, \mathrm{t}_{\text {PZL }}$ | 3-state output enable time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 7 | - | - | 38 | ns |
| $\mathrm{t}_{\text {PHZ }}$, tPLZ | 3 -state output disable time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 7 | - | - | 38 | ns |
| $\mathrm{t}_{\text {THL }}, \mathrm{t}_{\text {TLH }}$ | output transition time | see Figure 6 | - | - | 15 | ns |
| tw | clock pulse width HIGH or LOW | see Figure 6 | 29 | - | - | ns |
| $\mathrm{t}_{\text {su }}$ | set-up time Dn to CP | see Figure 8 | 15 | - | - | ns |
| $t_{n}$ | hold time Dn to CP | see Figure 8 | 5 | - | - | ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock pulse frequency | see Figure 6 | 18 | - | - | MHz |
| $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }}$, tPLH | propagation delay CP to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 6 | - | - | 45 | ns |
| $\mathrm{t}_{\text {PzH }}$, tPZL | 3 -state output enable time $\overline{O E}$ to $\bar{Q} n$ | see Figure 7 | - | - | 45 | ns |
| $t_{\text {PHZ }}$, tPLZ | 3 -state output disable time $\overline{\mathrm{OE}}$ to $\overline{\mathrm{Q}} \mathrm{n}$ | see Figure 7 | - | - | 45 | ns |
| $\mathrm{t}_{\text {THL }}$, $\mathrm{t}_{\text {TLH }}$ | output transition time | see Figure 6 | - | - | 18 | ns |
| $t_{\text {w }}$ | clock pulse width HIGH or LOW | see Figure 6 | 35 | - | - | ns |
| $\mathrm{t}_{\text {su }}$ | set-up time Dn to CP | see Figure 8 | 18 | - | - | ns |
| $t_{\text {h }}$ | hold time Dn to CP | see Figure 8 | 5 | - | - | ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock pulse frequency | see Figure 6 | 15 | - | - | MHz |

[1] $C_{P D}$ is used to determine the dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in $\mu \mathrm{W}$ ).
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i} \times N+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in MHz ;
$\mathrm{f}_{\mathrm{o}}=$ output frequency in MHz ;
$\mathrm{C}_{\mathrm{L}}=$ output load capacitance in pF ;
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage in Volts;
$\mathrm{N}=$ number of inputs switching;
$\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of the outputs.
[2] The condition is $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$.

## 12. Waveforms


$\mathrm{V}_{\mathrm{M}}=1.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to 3 V .
Fig 6. Waveforms showing the clock (CP) to output ( $\overline{\mathbf{Q}} \mathrm{n}$ ) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.

$\mathrm{V}_{\mathrm{M}}=1.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to 3 V .
Fig 7. Waveforms showing the 3-state enable and disable times.

$\mathrm{V}_{\mathrm{M}}=1.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to 3 V .
Fig 8. Waveforms showing the data set-up and hold times for Dn input.


Definitions test circuits:
$R_{T}=$ Termination resistance should be equal to output impedance $Z_{o}$ of the pulse generator. $C_{L}=$ Load capacitance including jig and probe capacitance (See Section 11 for the value).
Fig 9. Load circuitry for switching times.

## 13. Package outline



Note

1. Plastic or metal protrusions of 0.25 mm ( 0.01 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  | - |
| SOT146-1 |  | MS-001 | SC-603 |  | $99-12-27$ <br> $03-02-13 ~$ |  |

Fig 10. Package outline SOT146 (DIP20).


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 12.6 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & \hline 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $8^{\circ}$ |
| inches | 0.1 | $\begin{array}{\|l} 0.012 \\ 0.004 \end{array}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{array}{\|l} 0.013 \\ 0.009 \end{array}$ | $\begin{aligned} & 0.51 \\ & 0.49 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT163-1 | $075 E 04$ | MS-013 |  |  | - |  |

Fig 11. Package outline SOT163 (SO20).
939775013817

## 14. Revision history

Table 9: Revision history

| Document ID | Release date | Data sheet status | Change notice | Doc. number | Supersedes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 74HCT534_3 | 20041018 | Product data sheet | - | 939775013817 | 74HC_HCT534_ CNV_2 |
| Modifications: | - The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors <br> - Information related to 74 HC 534 type is deleted <br> - Reference to family specifications is replaced by the actual information. |  |  |  |  |
| $\begin{aligned} & \text { 74HC_HCT534_ } \\ & \text { CNV_2 } \end{aligned}$ | 19980410 | Product specification | - | - | 74HC_HCT534_1 |

## 15. Data sheet status

| Level | Data sheet status $\underline{[1]}$ | Product status $\underline{[2]}$ [3] | Definition <br> I |
| :--- | :--- | :--- | :--- |
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips <br> Semiconductors reserves the right to change the specification in any manner without notice. |  |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published <br> at a later date. Philips Semiconductors reserves the right to change the specification without notice, in <br> order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the <br> right to make changes at any time in order to improve the design, manufacturing and supply. Relevant <br> changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 16. Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 17. Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 18. Contact information

For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

## 19. Contents

1 General description ..... 1
2 Features ..... 1
3 Quick reference data ..... 1
4 Ordering information ..... 2
5 Functional diagram ..... 2
6 Pinning information ..... 4
6.1 Pinning .....  4
6.2 Pin description ..... 4
7 Functional description ..... 5
7.1 Function table ..... 5
8 Limiting values ..... 5
9 Recommended operating conditions. ..... 5
10 Static characteristics ..... 6
11 Dynamic characteristics ..... 7
12 Waveforms ..... 9
13 Package outline ..... 11
14 Revision history. ..... 13
15 Data sheet status ..... 14
16 Definitions ..... 14
17 Disclaimers ..... 14
18 Contact information ..... 14
© Koninklijke Philips Electronics N.V. 2004
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 18 October 2004 Document number: 939775013817
Published in The Netherlands

