

PHK24NQ04LT

TrenchMOS™ logic level FET

Rev. 01 — 12 September 2003

Product data

1. Product profile

1.1 Description

N-channel logic level field-effect transistor in a plastic package using TrenchMOS™ technology.

Product availability:

PHK24NQ04LT in SOT96-1 (SO8).

1.2 Features

Logic level compatible

Low gate charge.

1.3 Applications

■ DC-to-DC converters

Switched-mode power supplies.

1.4 Quick reference data

V_{DS} ≤ 40 V

 $P_{tot} \le 6.25 \text{ W}$

 I_D ≤ 21.2 A

R_{DSon} \leq 7.7 mΩ.

2. Pinning information

Table 1: Pinning - SOT96-1 (SO8) simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1,2,3	source (s)		
4	gate (g)	8 <u> </u>	d
5,6,7,8		1日日日4	g
		Top view MBK187	<i>MBB076</i> S
		SOT96-1 (SO8)	






3. Limiting values

Table 2: Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit			
V_{DS}	drain-source voltage (DC)	25 °C ≤ T _j ≤ 150 °C	-	40	V			
V_{DGR}	drain-gate voltage (DC)	$25 ^{\circ}\text{C} \le \text{T}_{j} \le 150 ^{\circ}\text{C}; \text{R}_{\text{GS}} = 20 \text{k}\Omega$	-	40	V			
V_{GS}	gate-source voltage (DC)		-	±20	V			
I _D	drain current (DC)	T_{sp} = 25 °C; V_{GS} = 10 V; Figure 2 and 3	-	21.2	Α			
		$T_{sp} = 80 ^{\circ}\text{C}; V_{GS} = 10 \text{V}; \text{Figure 2}$	-	15.9	Α			
I _{DM}	peak drain current	T_{sp} = 25 °C; pulsed; $t_p \le 10 \mu s$; Figure 3	-	60	Α			
P _{tot}	total power dissipation	T _{sp} = 25 °C; Figure 1	-	6.25	W			
T_{stg}	storage temperature		–55	+150	°C			
T _j	junction temperature		-55	+150	°C			
Source-drain diode								
I _S	source (diode forward) current (DC)	T _{sp} = 25 °C	-	5.2	Α			
I _{SM}	peak source (diode forward) current	T_{sp} = 25 °C; pulsed; $t_p \le 10 \mu s$	-	20.8	Α			




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature.



 T_{sp} = 25 °C; I_{DM} is single pulse; V_{GS} = 10 V.


Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

4. Thermal characteristics

Table 3: Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	Figure 4	-	-	20	K/W

4.1 Transient thermal impedance



Product data

5. Characteristics

Table 4: Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V$				
		T _j = 25 °C	40	-	-	V
		$T_j = -55 ^{\circ}\text{C}$	36	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	I _D = 1 mA; V _{DS} = V _{GS} ; Figure 9				
		T _j = 25 °C	1	1.5	2	V
		T _j = 150 °C	0.6	-	-	V
		$T_j = -55 ^{\circ}\text{C}$	-	-	2.2	V
I _{DSS}	drain-source leakage current	V _{DS} = 40 V; V _{GS} = 0 V				
		T _j = 25 °C	-	0.05	1	μΑ
		T _j = 150 °C	-	-	500	μΑ
I _{GSS}	gate-source leakage current	$V_{GS} = \pm 16 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nΑ
R _{DSon}	drain-source on-state resistance	V_{GS} = 4.5 V; I_D = 12 A; Figure 7 and 8				
		T _j = 25 °C	-	7.8	9.2	$m\Omega$
		T _j = 150 °C	-	14	16.6	$m\Omega$
		$V_{GS} = 10 \text{ V}; I_D = 14 \text{ A}; Figure 7 and 8$	-	6.5	7.7	$m\Omega$
Dynamic	characteristics					
Q _{g(tot)}	total gate charge	$I_D = 14 \text{ A}$; $V_{DD} = 20 \text{ V}$; $V_{GS} = 10 \text{ V}$; Figure 13	-	64	-	nC
Q _{gs}	gate-source charge		-	7.7	-	nC
Q_{gd}	gate-drain (Miller) charge		-	11.5	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}; Figure 11$	-	2985	-	pF
C _{oss}	output capacitance		-	490	-	pF
C _{rss}	reverse transfer capacitance		-	240	-	pF
t _{d(on)}	turn-on delay time	V_{DD} = 20 V; I_D = 1 A; V_{GS} = 5 V; R_G = 6 Ω	-	30	-	ns
t _r	rise time		-	30	-	ns
t _{d(off)}	turn-off delay time		-	60	-	ns
t _f	fall time		-	40	-	ns
Source-d	drain diode					
V_{SD}	source-drain (diode forward) voltage	I _S = 2.3 A; V _{GS} = 0 V; Figure 12	-	0.75	1.2	V
t _{rr}	reverse recovery time	$I_S = 2 \text{ A}$; $dI_S/dt = -100 \text{ A/}\mu\text{s}$; $V_{GS} = 0 \text{ V}$	-	49	-	ns
Q _r	recovered charge		_	36	-	nC

Product data

 $T_j = 25 \, ^{\circ}C$

TrenchMOS™ logic level FET





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.



 $T_j = 25$ °C and 150 °C; $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.






Fig 7. Drain-source on-state resistance as a function of drain current; typical values.



 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$


Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.

Product data




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




 $T_j = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




 $V_{GS} = 0 V$; f = 1 MHz

Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



 T_i = 25 °C and 150 °C; V_{GS} = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.




 $I_D = 14 \text{ A}; V_{DD} = 20 \text{ V}$

Fig 13. Gate-source voltage as a function of gate charge; typical values.

6. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	q	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT96-1	076E03	MS-012				99-12-27 03-02-18	

Fig 14. SOT96-1 (SO8).

9397 750 11709

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.



7. Revision history

Table 5: Revision history

Rev	Date	CPCN	Description
01	20030912	-	Product data (9397 750 11709)

8. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

9. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

10. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

11. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

9397 750 11709

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

Fax: +31 40 27 24825

Philips Semiconductors

PHK24NQ04LT

TrenchMOS™ logic level FET

Contents

1	Product profile
1.1	Description
1.2	Features
1.3	Applications 1
1.4	Quick reference data1
2	Pinning information 1
3	Limiting values
4	Thermal characteristics 4
4.1	Transient thermal impedance 4
5	Characteristics 5
6	Package outline 9
7	Revision history
8	Data sheet status
9	Definitions
10	Disclaimers 11
11	Trademarks 11

© Koninklijke Philips Electronics N.V. 2003. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 12 September 2003 Document order number: 9397 750 11709

