

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

IP4251/52/53/54

Integrated 4-, 6- and 8-channel passive filter network with ESD protection to IEC 61000-4-2, level 4

Rev. 03 — 6 May 2009

Product data sheet

1. Product profile

1.1 General description

The IP425x family consists of 4-, 6- and 8-channel RC low-pass filter arrays which are designed to provide filtering of undesired RF signals on the I/O ports of portable communication or computing devices. In addition, the IP425x family incorporates diodes to provide protection to downstream components from ElectroStatic Discharge (ESD) voltages as high as ±30 kV.

The IP425x family is fabricated using monolithic silicon technology and integrates up to 8 resistors and 16 diodes in a 0.4 mm pitch 8-, 12- or 16-pin MicroPak (compatible with QFN) lead-free plastic package with a height of 0.5 mm only.

1.2 Features

- Pb-free, Restriction of the use of certain Hazardous Substances (RoHS) and dark green compliant
- 4-, 6- and 8-channel integrated π-type RC filter network
- IP4251CZ8/CZ12/CZ16: 100 Ω channel series resistance, 10 pF (at 2.5 V DC) channel capacitance
- IP4252CZ8/CZ12/CZ16: 40 Ω channel series resistance, 12 pF (at 2.5 V DC) channel capacitance
- IP4253CZ8/CZ12/CZ16: 200 Ω channel series resistance, 30 pF (at 2.5 V DC) channel capacitance
- IP4254CZ8/CZ12/CZ16: 100 Ω channel series resistance, 30 pF (at 2.5 V DC) channel capacitance
- ESD protection to ±30 kV contact discharge according to IEC 61000-4-2 standard far exceeding level 4
- MicroPak (QFN compatible) plastic package with 0.4 mm pitch

1.3 Applications

- General purpose ElectroMagnetic Interference (EMI) and Radio-Frequency Interference (RFI) filtering and downstream ESD protection for:
 - Cellular and Personal Communication System (PCS) mobile handsets
 - Cordless telephones
 - Wireless data (WAN/LAN) systems
 - PDAs



2. Pinning information

Table 1. Pinning IP425xCZx

Pin	Description	Simplified outline	Symbol
CZ8			
1 and 8	filter channel 1		_
2 and 7	filter channel 2	8 5	R _S (ch) 1, 2, 3, 4
3 and 6	filter channel 3		$\begin{array}{ccc} & & \downarrow \frac{c_{ch}}{2} & \frac{d}{2} \frac{c_{ch}}{2} \end{array}$
4 and 5	filter channel 4	1 4	
ground pad	ground	Transparent top view	GND 001aa1978
CZ12			
1 and 12	filter channel 1	-	2
2 and 11	filter channel 2	12 7	1, 2, 3, 4, 5, 6 1, 2, 3, 10, 11, 12
3 and 10	filter channel 3		$4, 5, 6$ $\frac{1}{4}$ $\frac{1}$
4 and 9	filter channel 4	1 6	
5 and 8	filter channel 5	Transparent top view	/ / 7 GND 001aaf979
6 and 7	filter channel 6	top view	GND 001aais75
ground pad	ground		
CZ16			
1 and 16	filter channel 1		
2 and 15	filter channel 2	16 9	1, 2, 3, 4, 5, 6, 7, 8 Rs(ch) 9, 10, 11, 12, 13, 14, 15, 16
3 and 14	filter channel 3		$5, 6, 7, 8$ $+$ $+$ $\frac{C_{ch}}{2}$ $+$ $\frac{C_{ch}}{2}$ $+$ 13, 14, 15, 16
4 and 13	filter channel 4	1 8	
5 and 12	filter channel 5	Transparent top view	,/ ₇₇ GND 001aaf980
6 and 11	filter channel 6		Ulladisou
7 and 10	filter channel 7		
8 and 9	filter channel 8		
ground pad	ground		

Integrated 4-, 6- and 8-channel passive filter network

Ordering information

Table 2. **Ordering information**

Type number	Package					
	Name	Description	Version			
IP4251CZ8-4	HXSON8U	plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; UTLP based; body $1.35 \times 1.7 \times 0.5$ mm	SOT983-1			
IP4251CZ12-6	HXSON12U	plastic thermal enhanced extremely thin small outline package; no leads; 12 terminals; UTLP based; body 1.35 \times 2.5 \times 0.5 mm	SOT984-1			
IP4251CZ16-8	HXSON16U	plastic thermal enhanced extremely thin small outline package; no leads; 16 terminals; UTLP based; body 1.35 \times 3.3 \times 0.5 mm	SOT985-1			
IP4252CZ8-4	HXSON8U	plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; UTLP based; body 1.35 \times 1.7 \times 0.5 mm	SOT983-1			
IP4252CZ12-6	HXSON12U	plastic thermal enhanced extremely thin small outline package; no leads; 12 terminals; UTLP based; body 1.35 \times 2.5 \times 0.5 mm	SOT984-1			
IP4252CZ16-8	HXSON16U	plastic thermal enhanced extremely thin small outline package; no leads; 16 terminals; UTLP based; body 1.35 \times 3.3 \times 0.5 mm	SOT985-1			
IP4253CZ8-4	HXSON8U	plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; UTLP based; body 1.35 \times 1.7 \times 0.5 mm	SOT983-1			
IP4253CZ12-6	HXSON12U	plastic thermal enhanced extremely thin small outline package; no leads; 12 terminals; UTLP based; body 1.35 \times 2.5 \times 0.5 mm	SOT984-1			
IP4253CZ16-8	HXSON16U	plastic thermal enhanced extremely thin small outline package; no leads; 16 terminals; UTLP based; body 1.35 \times 3.3 \times 0.5 mm	SOT985-1			
IP4254CZ8-4	HXSON8U	plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; UTLP based; body 1.35 \times 1.7 \times 0.5 mm	SOT983-1			
IP4254CZ12-6	HXSON12U	plastic thermal enhanced extremely thin small outline package; no leads; 12 terminals; UTLP based; body 1.35 \times 2.5 \times 0.5 mm	SOT984-1			
P4254CZ16-8	HXSON16U	plastic thermal enhanced extremely thin small outline package; no leads; 16 terminals; UTLP based; body $1.35 \times 3.3 \times 0.5$ mm	SOT985-1			

Limiting values

Table 3. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

	_		,		
Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+5.6	V
V_{esd}	electrostatic discharge voltage	all pins to ground			
		contact discharge			
		IP4251 and IP4252	[<u>1][3]</u> –15	+15	kV
		IP4253 and IP4254	[2][3] -30	+30	kV
		air discharge			
		IP4253 and IP4254	[2][3] -30	+30	kV
		IEC 61000-4-2, level 4; all pins to ground			
		contact discharge	-8	+8	kV
		air discharge	-15	+15	kV
P _{ch}	channel power dissipation	$T_{amb} = 85 ^{\circ}C$	-	60	mW
P _{tot}	total power dissipation	$T_{amb} = 85 ^{\circ}C$	-	200	mW
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	ambient temperature		-40	+85	°C

^[1] Device is qualified using contact discharges at ±15 kV according IEC 61000-4-2 model, far exceeding level 4.

Thermal characteristics

Thermal characteristics Table 4.

Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-pcb)}	thermal resistance from junction to printed-circuit board	2 layer printed-circuit board	120[1]	K/W

[1] Depends on layout details.

Product data sheet

4 of 16

Device is qualified using contact discharges at ±30 kV according IEC 61000-4-2 model, far exceeding level 4.

A special robust test is performed stressing the devices with ≥ 1000 contact discharges according IEC 61000-4-2 model. All devices far exceed IEC 61000-4-2, level 4.

6. Characteristics

Table 5. Channel resistance

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{s(ch)} channel series resista	channel series resistance	IP4251CZ8/CZ12/CZ16	80	100	120	Ω
		IP4252CZ8/CZ12/CZ16	32	40	48	Ω
		IP4253CZ8/CZ12/CZ16	160	200	240	Ω
		IP4254CZ8/CZ12/CZ16	80	100	120	Ω

Table 6. Channel characteristics

 T_{amb} = 25 °C unless otherwise specified.

G	•					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C_{ch}	channel capacitance	for the total channel; f = 100 kHz				
		$V_{\text{bias}(DC)} = 2.5 \text{ V}$				
		IP4251	-	10	-	pF
		IP4252	-	12	-	pF
		IP4253 and IP4254	-	30	-	pF
		$V_{bias(DC)} = 0 V$				
		IP4251	<u>[1]</u> _	15	-	pF
		IP4252	<u>[1]</u> _	18	-	pF
		IP4253 and IP4254	<u>[1]</u> _	45	-	pF
I_{LR}	reverse leakage current	per channel; $V_I = 3.5 \text{ V}$	-	-	0.1	μΑ
V_{BR}	breakdown voltage	positive clamp; $I_I = 1 \text{ mA}$	5.8	-	9	V
V _F	forward voltage	negative clamp; $I_F = 1 \text{ mA}$	0.4	-	1.5	V

^[1] Guaranteed by design.

Integrated 4-, 6- and 8-channel passive filter network

Table 7. Frequency characteristics T_{amb} = 25 °C unless otherwise specified.


· amb – 2	5 C unless otherwise spec	mou.				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IP42510	CZ8/CZ12/CZ16					
α_{il}	insertion loss	$R_{source} = 50 \Omega; R_{L} = 50 \Omega$				
		800 MHz < f < 3 GHz	-	16	-	dB
		f = 1 GHz	-	20	-	dB
α_{ct}	crosstalk attenuation	R_{source} = 50 Ω ; R_{L} = 50 Ω ; 800 MHz < f < 3 GHz	-	30	-	dB
IP42520	CZ8/CZ12/CZ16					
α_{il}	insertion loss	$R_{source} = 50 \Omega$; $R_L = 50 \Omega$				
		800 MHz < f < 3 GHz	-	12	-	dB
		f = 1 GHz	-	14	-	dB
α_{ct}	crosstalk attenuation	R_{source} = 50 Ω ; R_L = 50 Ω ; 800 MHz < f < 3 GHz	-	40	-	dB
IP42530	CZ8/CZ12/CZ16					
α_{il}	insertion loss	$R_{source} = 50 \Omega$; $R_L = 50 \Omega$				
		800 MHz < f < 3 GHz	-	33	-	dB
		f = 1 GHz	35	-	-	dB
α_{ct}	crosstalk attenuation	R_{source} = 50 Ω ; R_{L} = 50 Ω ; 800 MHz < f < 3 GHz	-	30	-	dB
IP42540	CZ8/CZ12/CZ16					
α_{il}	insertion loss	$R_{source} = 50 \Omega$; $R_L = 50 \Omega$				
		800 MHz < f < 3 GHz	-	28	-	dB
		f = 1 GHz	30	-	-	dB
α_{ct}	crosstalk attenuation	R_{source} = 50 Ω ; R_L = 50 Ω ; 800 MHz < f < 3 GHz	-	30	-	dB


Application information 7.


7.1 Insertion loss

The IP425x family is mainly designed as EMI/RFI filters for multi-channel interfaces. The measured insertion loss in a 50 Ω system for IP4251, IP4253 and IP4254 and the simulated insertion loss for IP4252 is depicted in Figure 2.

The insertion loss was measured using the test set-up as depicted in Figure 1.







Due to the optimized silicon dice and package design, all channels in a single package show a very good matching performance as the insertion loss for a channel at the package side (e.g. ch1 to ch16) is nearly identical with the center channels (e.g. ch4 to ch13). Typical measurements results are shown in Figure 6 for the different devices.

7.2 Selection

The IP425x family is mainly designed as EMI/RFI filters for multi-channel interfaces. The selection of one of the filter devices has to be performed dependent on the maximum clock frequency, driver strength, capacitive load of the sink, and also the maximum applicable rise and fall times.


7.2.1 SD(HC) and MMC memory interface

The Secure Digital High Capacity (SDHC) memory card interface standard specification and the MultiMediaCard (MMC) (JESD 84A43) standard specification recommend a rise and fall time of 25 % to 62.5 % (62.5 % to 25 % respectively) of 3 ns or less for the input signal of the receiving interface side.

Assuming a typical capacitance of about 20 pF for the SDHC memory card itself, and approximately 4 pF to 7 pF for the PCB and the card holder, IP4252CZ12-6 (6 channels, $R_{s(ch)}$ = 40 $\Omega,\,C_{ch}$ = 12 pF at $V_{bias(DC)}$ = 2.5 V) is a matching selection to filter and protect all relevant interface pins such as CLK, CMD, and DAT0 to DAT3/CD. Please refer to Figure 7 for a general example of the implementation of the IP4252 in an SD(HC) card interface.

In case additional channels such as write-protect or a mechanical card detection switch are used, the IP4252CZ16-8 (8 channels, $R_{s(ch)}$ = 40 Ω , C_{ch} = 12 pF at $V_{bias(DC)}$ = 2.5 V) offers two additional channels.


IP4251_52_53_54_3 © NXP B.V. 2009. All rights reserved



The capacitance values specified for the signal channels of the MMC interface differ from the SD(HC) specification. The MMC card side interface is specified to have an intrinsic capacitance of 12 pF to 18 pF and the total channel is limited according the specification to 30 pF only. Therefore, any filter device capacitance is limited to a maximum of up to 18 pF, including the card holder and PCB traces.

Please refer to Figure 8 for a general example of the implementation of the IP4252 in a MultiMediaCard interface application.

IP4251 52 53 54 3 © NXP B.V. 2009. All rights reserved. Rev. 03 — 6 May 2009



To generate SDHC- and MMC-compliant digital signals, the driver strength should not significantly undercut 8 mA.

7.2.2 LCD interfaces, medium-speed interfaces


For digital interfaces such as LCD display interfaces running at clock speeds between 10 MHz and 25 MHz or more, IP4251, IP4252, or IP4254 can be used in dependency of the sink load, clock speed, driver strength and rise and fall time requirements. Also the minimum EMI filter requirements may be a decision-making factor.

7.2.3 Keypad, low-speed interfaces

Especially for lower-speed interfaces such as keypads, low-speed serial interfaces (e.g. RS232) and low-speed control signals, IP4253 ($R_{s(ch)}$ = 200 Ω , C_{ch} = 30 pF at $V_{bias(DC)}$ = 2.5 V) offers a very robust ESD protection and strong suppression of unwanted frequencies (EMI-filtering).

IP4251_52_53_54_3 © NXP B.V. 2009. All rights reserved.

Package outline



Package outline SOT983-1 (HXSON8U) Fig 9.

IP4251_52_53_54_3 © NXP B.V. 2009. All rights reserved. Rev. 03 — 6 May 2009




Fig 10. Package outline SOT984-1 (HXSON12U)

IP4251_52_53_54_3 © NXP B.V. 2009. All rights reserved. Rev. 03 — 6 May 2009




Fig 11. Package outline SOT985-1 (HXSON16U)

IP4251_52_53_54_3 © NXP B.V. 2009. All rights reserved.

9. Revision history

Table 8. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
IP4251_52_53_54_3	20090506	Product data sheet	-	IP4253_54_CZ8_CZ12_CZ16_2
Modifications:	•	uct types IP4251x and I ter Section 7 "Application		on".
IP4253_54_CZ8_CZ12_CZ16_2	20071108	Product data sheet	-	IP4253_54_CZ8_CZ12_CZ16_1
IP4253_54_CZ8_CZ12_CZ16_1	20070209	Objective data sheet	-	-

10. Legal information

10.1 **Data sheet status**

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

Definitions 10.2

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 **Disclaimers**

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15 of 16

11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

IP4251 52 53 54 3 © NXP B.V. 2009. All rights reserved. Rev. 03 — 6 May 2009

12. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Characteristics
7	Application information 6
7.1	Insertion loss 6
7.2	Selection 8
7.2.1	SD(HC) and MMC memory interface 8
7.2.2	LCD interfaces, medium-speed interfaces 10
7.2.3	Keypad, low-speed interfaces 10
8	Package outline
9	Revision history
10	Legal information
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks15
11	Contact information
12	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 May 2009 Document identifier: IP4251_52_53_54_3

