## INTEGRATED CIRCUITS

# DATA SHEET

# 74F280B9-bit odd/even parity generator/checker

Product specification

1996 Mar 12

IC15 Data Handbook





# 9-bit odd/even parity generator/checker

### 74F280B

### **FEATURES**

- High-impedance NPN base inputs for reduced loading (20μA in Low and High states)
- Buffered inputs one normalized load
- Word length easily expanded by cascading
- Industrial temperature range available (-40°C to +85°C)


### **DESCRIPTION**

The 74F280B is a 9-bit Parity Generator or Checker commonly used to detect errors in high speed data transmission or data retrieval systems. Both Even  $(\Sigma_{\text{E}})$  and Odd  $(\Sigma_{\text{O}})$  parity outputs are available for generating or checking even or odd parity on up to 9 bits.

The Even  $(\Sigma_E)$  parity output is High when an even number of Data inputs  $(I_0 - I_8)$  are High. The Odd  $(\Sigma_O)$  parity output is High when an odd number of Data inputs are High.

Expansion to larger word sizes is accomplished by tying the Even  $(\Sigma_E)$  outputs of up to nine parallel devices to the data inputs of the final stage. This expansion scheme allows an 81-bit data word to be checked in less than 20ns.

### **PIN CONFIGURATION**



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F280B	5.5ns	26mA

### ORDERING INFORMATION

DESCRIPTION	DESCRIPTION COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%,$ $T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$		PKG. DWG. #
14-pin plastic DIP	N74F280BN	I74F280BN	SOT27-1
14-pin plastic SO	N74F280BD	I74F280BD	SOT108-1


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I <sub>0</sub> - I <sub>8</sub>	Data inputs	1.0/0.033	20μΑ/20μΑ
$\Sigma_{E}, \Sigma_{O}$	Parity outputs	50/33	1.0mA/20mA


### NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

### LOGIC SYMBOL



### **IEC/IEEE SYMBOL**




Philips Semiconductors Product specification

# 9-bit odd/even parity generator/checker

74F280B

### **LOGIC DIAGRAM**



### **FUNCTION TABLE**

INPUTS	OUTPUTS			
Number of High Data Inputs (I <sub>0</sub> - I <sub>8</sub> )	$\Sigma_{E}$	$\Sigma_{O}$		
Even — 0, 2, 4, 6, 8	Н	L		
Odd — 1, 3, 5, 7, 9	Ĺ	Н		

H = High voltage level
L = Low voltage level

Philips Semiconductors Product specification

# 9-bit odd/even parity generator/checker

74F280B

### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current	−30 to +5	mA	
V <sub>OUT</sub>	Voltage applied to output in High output state		–0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state		40	mA
_		Commercial range	0 to +70	°C
T <sub>amb</sub>	Operating free-air temperature range	Industrial range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature	-65 to +150	°C	

### RECOMMENDED OPERATING CONDITIONS

CVMDOL	PARAMETER			LIMITS		LINUT
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V	
V <sub>IH</sub>	High-level input voltage	2.0			V	
V <sub>IL</sub>	Low-level input voltage			0.8	V	
I <sub>IK</sub>	Input clamp current				-18	mA
Іон	High-level output current				-1	mA
l <sub>OL</sub>	Low-level output current				20	mA
_	Operating free air temperature range	Commercial range	0		70	°C
T <sub>amb</sub>	Operating free-air temperature range	-40		85	°C	

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAME	TED	TEST CONDITION	NS1		LIMITS		UNIT
STWIBOL	TAXAME	ILEN	TEST CONDITIO	MIN	TYP <sup>2</sup>	MAX	0	
V	High-level output voltage		$V_{CC} = MIN, V_{IL} = MAX$	MIN, $V_{IL} = MAX$ $\pm 10\% V_{CC}$ 2.5				V
V <sub>OH</sub>	r ligh-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7	3.4		V
V	Law layed output voltage		$V_{CC} = MIN, V_{IL} = MAX$	±10%V <sub>CC</sub>		0.35	0.50	V
V <sub>OL</sub>	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum	n input voltage	$V_{CC} = 0.0V, V_I = 7.0V$				100	μΑ
	High level input ourrent	Commercial range	\/ - MAY \/ - 2.7\/				20	μΑ
I IIH	High-level input current	Industrial range	$V_{CC} = MAX, V_I = 2.7V$				40	μΑ
I <sub>IL</sub>	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-20	μΑ
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		-60		-150	mA
I <sub>CC</sub>	Supply current (total)		V <sub>CC</sub> = MAX			26	35	mA

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Philips Semiconductors Product specification

# 9-bit odd/even parity generator/checker


74F280B

### AC ELECTRICAL CHARACTERISTICS


	SYMBOL PARAMETER						LII	MITS			
SYMBOL			TEST CONDITIONS	$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.V$ $C_{L} = 50pF,$ $R_{L} = 500\Omega$			T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5 C <sub>L</sub> = 5 R <sub>L</sub> =	.V ± 10%	$ \begin{aligned} & T_{amb} = \text{-}40^{\circ}\text{C to +85^{\circ}\text{C}} \\ & V_{CC} = \text{+}5.V \pm 10\% \\ & C_{L} = 50\text{pF}, \\ & R_{L} = 500\Omega \end{aligned} $		UNIT
				Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation delay $I_0 - I_8$ to $\Sigma_E$	74F280B	Waveform 1, 2	4.0 4.0	6.5 7.0	9.0 10.0	3.5 3.5	10.0 11.1	3.0 3.5	11.0 12.0	ns ns
t <sub>PLH</sub>	Propagation delay $I_0 - I_8$ to $\Sigma_0$	74FZ0UD	Waveform 1, 2		6.5 7.0	9.0 10.0	3.5 3.5	10.0 11.0	3.0 3.5	11.0 12.0	ns ns

### **AC WAVEFORMS**

For all waveforms, V<sub>M</sub>=1.5V.




Waveform 1. Propagation Delay for Inverting Outputs



Waveform 2. Propagation Delay for Non-Inverting Outputs

### **TEST CIRCUIT AND WAVEFORM**



5

see AC ELECTRICAL CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.


SF00006

# 9-bit parity odd/even parity generator/checker

74F280B

### DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	IEC JEDEC EIAJ				ISSUE DATE
SOT27-1	050G04	MO-001AA				<del>92-11-17</del> 95-03-11


6

# 9-bit parity odd/even parity generator/checker

74F280B

### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	IEC JEDEC EIAJ		PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB			<del>-95-01-23-</del> 97-05-22	

Philips Semiconductors Product specification

## 9-bit parity odd/even parity generator/checker

74F280B

### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 12-99

Document order number: 9397 750 06706

Let's make things better.

Philips Semiconductors



