## INTEGRATED CIRCUITS

## DATA SHEET

# **UBA2032**Full bridge driver IC

Product specification Supersedes data of 2003 Oct 24 2005 Mar 24







## Full bridge driver IC

**UBA2032** 

#### **FEATURES**

- Full bridge driver circuit
- · Integrated bootstrap diodes
- · Integrated high voltage level shift function
- High voltage input for the internal supply voltage
- 550 V maximum bridge voltage
- · Bridge disable function
- Input for start-up delay
- · Adjustable oscillator frequency
- · Predefined bridge position during start-up
- · Adaptive non-overlap.

#### **APPLICATIONS**

- The UBA2032 can drive (via the MOSFETs) any kind of load in a full bridge configuration
- The circuit is especially designed as a commutator for High Intensity Discharge (HID) lamps.

#### **GENERAL DESCRIPTION**

The UBA2032 is a high voltage monolithic integrated circuit made in the EZ-HV SOI process. The circuit is designed for driving the MOSFETs in a full bridge configuration. In addition, it features a disable function, an internal adjustable oscillator and an external drive function with a high-voltage level shifter for driving the bridge. To guarantee an accurate 50% duty factor, the oscillator signal can be passed through a divider before being fed to the output drivers.


#### **ORDERING INFORMATION**

TYPE	PACKAGE					
NUMBER NAME DESCRIPTION VE						
UBA2032T	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1			
UBA2032TS	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1			

## Full bridge driver IC

**UBA2032** 

#### **BLOCK DIAGRAM**



## Full bridge driver IC


**UBA2032** 


#### **PINNING**

CVMDOL	Р	IN	DESCRIPTION
SYMBOL	UBA2032T	UBA2032TS	DESCRIPTION
-LVS	1	1	negative supply voltage (for logic input)
EXTDR	2	2	oscillator signal input
+LVS	3	3	positive supply voltage (for logic input)
n.c.	4	4	not connected
n.c.	_	5	not connected
HV	5	6	high voltage supply input
n.c.	6	7	not connected
n.c.	_	8	not connected
$V_{DD}$	7	9	internal low voltage supply
SU	8	10	input signal for start-up delay
DD	9	11	divider disable input
BD	10	12	bridge disable control input
RC	11	13	RC input for internal oscillator
SGND	12	14	signal ground
GHL	13	15	gate of higher left MOSFET
FSL	14	16	floating supply voltage left
SHL	15	17	source of higher left MOSFET
n.c.	16	18	not connected
n.c.	_	19	not connected
GLL	17	20	gate of lower left MOSFET
PGND	18	21	power ground
n.c.	19	22	not connected
GLR	20	23	gate of lower right MOSFET
n.c.	21	24	not connected
n.c.	_	25	not connected
SHR	22	26	source of higher right MOSFET
FSR	23	27	floating supply voltage right
GHR	24	28	gate of higher right MOSFET

## Full bridge driver IC

**UBA2032** 





#### **FUNCTIONAL DESCRIPTION**

#### Supply voltage

The UBA2032 is powered by a supply voltage applied to pin HV, for instance the supply voltage of the full bridge. The IC generates its own low supply voltage for the internal circuitry. Therefore an additional low voltage supply is not required. A capacitor has to be connected to pin  $V_{DD}$  to obtain a ripple-free internal supply voltage. The circuit can also be powered by a low voltage supply directly applied to pin  $V_{DD}$ . In this case pin HV should be connected to pin  $V_{DD}$  or pin SGND.

#### Start-up

With an increasing supply voltage the IC enters the start-up state; the higher power transistors are kept off and the lower power transistors are switched on. During the start-up state the bootstrap capacitors are charged and the bridge output current is zero. The start-up state is defined until  $V_{DD} = V_{DD(UVLO)}$ , where UVLO stands for Under Voltage Lock-Out. The state of the outputs during the start-up phase is overruled by the bridge disable function.

#### Release of the power drive

At the moment the supply voltage on pin  $V_{DD}$  or pin HV exceeds the level of release power drive, the output voltage of the bridge depends on the control signal on pin EXTDR; see Table 1. The bridge position after start-up, disable or delayed start-up (via pin SU), depends on the status of pin DD and pin EXTDR. If pin DD = LOW (divider enabled) the bridge will start in the pre-defined position pin GLR and pin GHL = HIGH and pin GLL and pin GHR = LOW. If pin DD = HIGH (divider disabled) the bridge position will depend on the status of pin EXTDR.

If the supply voltage on pin  $V_{DD}$  or pin HV decreases and drops below the reset level of power drive the IC enters the start-up state again.

#### Oscillation

At the point where the supply voltage on pin HV crosses the level of release power drive, the bridge begins commutating between the following two defined states:

- Higher left and lower right MOSFETs on, higher right and lower left MOSFETs off
- Higher left and lower right MOSFETs off, higher right and lower left MOSFETs on.

## Full bridge driver IC

**UBA2032** 

The oscillation can take place in three different modes:

· Internal oscillator mode.

In this mode the bridge commutating frequency is determined by the values of an external resistor ( $R_{osc}$ ) and capacitor ( $C_{osc}$ ). In this mode pin EXTDR must be connected to pin +LVS. To realize an accurate 50% duty factor, the internal divider should be used. The internal divider is enabled by connecting pin DD to pin SGND. Due to the presence of the divider the bridge frequency is half the oscillator frequency. The commutation of the bridge will take place at the falling edge of the signal on pin RC. To minimize the current consumption pins +LVS, –LVS and EXTDR can be connected together to either pin SGND or pin  $V_{\rm DD}$ . In this way the current source in the logic voltage supply circuit is shut off


- External oscillator mode without the internal divider.
   In the external oscillator mode the external source is connected to pin EXTDR and pin RC is short-circuited to pin SGND to disable the internal oscillator. If the internal divider is disabled (pin DD connected to pin V<sub>DD</sub>) the duty factor of the bridge output signal is determined by the external oscillator signal and the bridge frequency equals the external oscillator frequency.
- External oscillator mode with the internal divider.
   The external oscillator mode can also be used with the internal divider function enabled (pin RC and pin DD connected to pin SGND). Due to the presence of the divider the bridge frequency is half the external oscillator frequency. The commutation of the bridge is triggered by the falling edge of the EXTDR signal with respect to

If the supply voltage on pin  $V_{DD}$  or pin HV drops below the reset level of power drive, the UBA2032 re-enters the start-up phase. The design equation for the bridge

oscillator frequency is: 
$$f_{bridge} = \frac{1}{(k_{osc} \times R_{osc} \times C_{osc})}$$
.

#### Non-overlap time

The non-overlap time is the time between turning off the conducting pair of MOSFETs and turning on the next pair. The non-overlap time is realized by means of an adaptive non-overlap circuit. With an adaptive non-overlap, the application determines the duration of the non-overlap and makes the non-overlap time optimal for each frequency. The non-overlap time is determined by the duration of the falling slope of the relevant half bridge voltage (see Fig.4). The occurrence of a slope is sensed internally. The minimum non-overlap time is internally fixed.



#### **Divider function**

If pin DD is connected to pin SGND, then the divider function is enabled/present. If the divider function is present, there is no direct relation between the position of the bridge output and the status of pin EXTDR.

#### Start-up delay

Normally, the circuit starts oscillating as soon as pin  $V_{DD}$  or pin HV reaches the level of release power drive. At this moment the gate drive voltage is equal to the voltage on pin  $V_{DD}$  for the low side transistors and  $V_{DD}-0.6$  V for the high side transistors. If this voltage is too low for sufficient drive of the MOSFETs the release of the power drive can be delayed via pin SU. A simple RC filter (R between pin  $V_{DD}$  and pin SU; C between pin SU and pin SGND) can be used to make a delay, or a control signal from a processor can be used.

#### Bridge disable

The bridge disable function can be used to switch off all the MOSFETs as soon as the voltage on pin BD exceeds the bridge disable voltage (1.29 V). The bridge disable function overrules all the other states.

## Full bridge driver IC

**UBA2032** 

Table 1 Logic table; note 1

DEVICE		II	NPUTS (2)			OUTP	UTS (3)	
STATUS	BD	SU	DD	EXTDR	GHL	GHR	GLL	GLR
Start-up state	HIGH	Х	Х	Х	LOW	LOW	LOW	LOW
	LOW	Х	Х	X	LOW	LOW	HIGH	HIGH
Oscillation state	HIGH	Х	Х	X	LOW	LOW	LOW	LOW
	LOW	LOW	Х	X	LOW	LOW	HIGH	HIGH
	LOW	HIGH	HIGH	HIGH	LOW	HIGH	HIGH	LOW
				LOW	HIGH	LOW	LOW	HIGH
	LOW	HIGH	LOW <sup>(4)</sup>	LOW	HIGH	LOW	LOW	HIGH
				LOW-to-HIGH	HIGH	LOW	LOW	HIGH
				HIGH	HIGH	LOW	LOW	HIGH
				HIGH-to-LOW <sup>(5)</sup>	LOW	HIGH	HIGH	LOW

#### **Notes**

- 1. X = don't care.
- 2. BD, SU and DD logic levels are with respect to SGND;
  - EXTDR logic levels are with respect to -LVS.
- 3. GHL logic levels are with respect to SHL;
  - GHR logic levels are with respect to SHR;
  - GLL and GLR logic levels are with respect to PGND.
- 4. If pin DD = LOW the bridge enters the state (oscillation state and pin BD = LOW and pin SU = HIGH) in the pre-defined position pin GHL = HIGH, pin GLR = HIGH, pin GLL = LOW and pin GHR = LOW.
- 5. Only if the level of pin EXTDR changes from HIGH-to-LOW, the level of outputs GHL, GHR, GLL and GLR changes from LOW-to-HIGH or from HIGH-to-LOW.

## Full bridge driver IC

**UBA2032** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are measured with respect to SGND; positive currents flow into the IC.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DD}$	supply voltage (low voltage)	DC value	0	14	V
		transient at t < 0.1 μs	0	17	V
$V_{HV}$	supply voltage (high voltage)		0	550	V
V <sub>FSL</sub>	floating supply voltage left	V <sub>SHL</sub> = V <sub>SHR</sub> = 550 V	0	564	V
		V <sub>SHL</sub> = V <sub>SHR</sub> = 0 V	0	14	V
V <sub>FSR</sub>	floating supply voltage right	V <sub>SHL</sub> = V <sub>SHR</sub> = 550 V	0	564	V
		V <sub>SHL</sub> = V <sub>SHR</sub> = 0 V	0	14	V
V <sub>SHL</sub>	source voltage for higher left	with respect to PGND and SGND	-3	+550	V
	MOSFETs	with respect to SGND; t < 1 μs	-14	_	V
V <sub>SHR</sub>	source voltage for higher right	with respect to PGND and SGND	-3	+550	V
	MOSFETs	with respect to SGND; t < 1 μs	-14	_	V
V <sub>PGND</sub>	power ground voltage	with respect to SGND	0	5	V
V <sub>-LVS</sub>	negative supply voltage for logic input	t < 1 s	0	464	V
V <sub>+LVS</sub>	positive supply voltage for logic input	V <sub>HV</sub> = 450 V; t < 1 s	0	464	V
		V <sub>HV</sub> = 0 V; DC value	0	14	V
		V <sub>HV</sub> = 0 V; transient at t < 0.1 μs	0	17	V
V <sub>i(EXTDR)</sub>	input voltage from external oscillator on pin EXTDR	with respect to V <sub>-LVS</sub>	0	V <sub>+LVS</sub>	V
V <sub>i(RC)</sub>	input voltage on pin RC	DC value	0	$V_{DD}$	V
		transient at t < 0.1 μs	0	17	V
V <sub>i(SU)</sub>	input voltage on pin SU	DC value	0	$V_{DD}$	V
		transient at t < 0.1 μs	0	17	V
V <sub>i(BD)</sub>	input voltage on pin BD	DC value	0	V <sub>DD</sub>	V
		transient at t < 0.1 μs	0	17	V
V <sub>i(DD)</sub>	input voltage on pin DD	DC value	0	$V_{DD}$	V
		transient at t < 0.1 μs	0	17	V
SR	slew rate at output pins	repetitive	0	4	V/ns
Tj	junction temperature		-40	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
V <sub>esd</sub>	electrostatic discharge voltage on pins HV, +LVS, -LVS, EXTDR, FSL, GHL, SHL, SHR, GHR and FSR	note 1	_	900	V

#### Note

1. In accordance with the Human Body Model (HBM): equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

## Full bridge driver IC

**UBA2032** 

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air		
	UBA2032T		80	K/W
	UBA2032TS		100	K/W

#### **QUALITY SPECIFICATION**

In accordance with "General Quality Specification for Integrated Circuits: SNW-FQ-611".

#### **CHARACTERISTICS**

 $T_j$  = 25 °C; all voltages are measured with respect to SGND; positive currents flow into the IC; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT				
High voltage										
I <sub>HV</sub>	high voltage supply current	t < 0.5 s and V <sub>HV</sub> = 550 V	0	_	30	μΑ				
I <sub>FSL</sub> , I <sub>FSR</sub>	high voltage floating supply current	$t < 0.5 \text{ s}$ and $V_{FSL} = V_{FSR} = 564 \text{ V}$	0	_	30	μΑ				
I <sub>EXTDR</sub>	supply current on pin EXTDR	t < 0.5 s and V <sub>EXTDR</sub> = 464 V	0	_	30	μΑ				
I <sub>+LVS</sub>	supply current on pin +LVS	t < 0.5 s and V <sub>+LVS</sub> = 464 V	0	_	30	μΑ				
I <sub>-LVS</sub>	supply current on pin -LVS	t < 0.5 s and V <sub>-LVS</sub> = 450 V	0	_	30	μΑ				
Start-up; po	owered via pin HV									
I <sub>i(HV)</sub>	HV input current	V <sub>HV</sub> = 11 V; note 1	_	0.5	1.0	mA				
V <sub>HV(rel)</sub>	level of release power drive voltage		11	12.5	14	V				
V <sub>HV(UVLO)</sub>	reset level of power drive voltage		8.5	10	11.5	V				
V <sub>HV(hys)</sub>	HV hysteresis voltage		2.0	2.5	3.0	V				
$V_{DD}$	internal supply voltage	V <sub>HV</sub> = 20 V	10.5	11.5	13.5	V				
Start-up; po	owered via pin V <sub>DD</sub>									
I <sub>i(DD)</sub>	V <sub>DD</sub> input current	V <sub>DD</sub> = 8.25 V; note 2	-	0.5	1.0	mA				
V <sub>DD(rel)</sub>	level of release power drive voltage		8.25	9.0	9.75	V				
V <sub>DD(UVLO)</sub>	reset level of power drive voltage		5.75	6.5	7.25	V				
V <sub>DD(hys)</sub>	hysteresis voltage		2.0	2.5	3.0	V				

## Full bridge driver IC

**UBA2032** 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output sta	ge			!		!
R <sub>on(H)</sub>	higher MOSFETs on resistance	V <sub>FSR</sub> = V <sub>FSL</sub> = 12 V; with respect to SHR and SHL; I <sub>source</sub> = 50 mA	15	21	26	Ω
$R_{off(H)}$	higher MOSFETs off resistance	V <sub>FSR</sub> = V <sub>FSL</sub> = 12 V; with respect to SHR and SHL; I <sub>sink</sub> = 50 mA	9	14	18	Ω
R <sub>on(L)</sub>	lower MOSFETs on resistance	V <sub>DD</sub> = 12 V; I <sub>source</sub> = 50 mA	15	21	26	Ω
$R_{\text{off(L)}}$	lower MOSFETs off resistance	$V_{DD} = 12 \text{ V}; I_{sink} = 50 \text{ mA}$	9	14	18	Ω
$I_{o(source)}$	output source current	$V_{DD} = V_{FSL} = V_{FSR} = 12 \text{ V};$ $V_{GHR} = V_{GHL} = V_{GLR} = V_{GLL} = 0 \text{ V}$	130	180	_	mA
$I_{o(sink)}$	output sink current	$V_{DD} = V_{FSL} = V_{FSR} = 12 \text{ V};$ $V_{GHR} = V_{GHL} = V_{GLR} = V_{GLL} = 12 \text{ V}$	150	200	_	mA
V <sub>diode</sub>	bootstrap diode voltage drop	I <sub>diode</sub> = 1 mA	0.8	1.0	1.2	V
t <sub>slope</sub>	minimum $\Delta V/\Delta t$ for adaptive non-overlap	absolute values	5	15	25	V/μs
t <sub>no(min)</sub>	minimum non-overlap time		600	900	1300	ns
V <sub>FSL</sub>	HS lockout voltage left		3.0	4.0	5.0	V
V <sub>FSR</sub>	HS lockout voltage right		3.0	4.0	5.0	V
I <sub>FSL</sub>	FS supply current left	V <sub>FSL</sub> = 12 V	2	4	6	μΑ
I <sub>FSR</sub>	FS supply current right	V <sub>FSR</sub> = 12 V	2	4	6	μΑ
DD input						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>DD</sub> = 12 V	6	-	_	V
V <sub>IL</sub>	LOW-level input voltage		_	1-	3	V
I <sub>i(DD)</sub>	input current into pin DD		_	Ī-	1	μΑ
SU input					•	•
V <sub>IH</sub>	HIGH-level input voltage	V <sub>DD</sub> = 12 V	4	_	_	V
V <sub>IL</sub>	LOW-level input voltage		_	_	2	V
I <sub>i(SU)</sub>	input current into pin SU		_	-	1	μΑ
External dr	rive input		'			•
V <sub>IH</sub>	HIGH-level input voltage	with respect to V <sub>-LVS</sub>	4.0	<b> </b> -	_	V
V <sub>IL</sub>	LOW-level input voltage	with respect to V <sub>-LVS</sub>	_	1_	1.0	V
I <sub>i(EXTDR)</sub>	input current into pin EXTDR		_	-	1	μΑ
f <sub>bridge</sub>	bridge frequency	note 3	-	-	200	kHz
	e logic supply			•	•	
I <sub>+LVS</sub>	low voltage supply current	$V_{+LVS} = V_{EXTDR} = 5.75$ to 14 V with respect to $V_{-LVS}$	_	250	500	μΑ
V <sub>+LVS</sub>	low voltage supply voltage	with respect to V <sub>-LVS</sub>	5.75	-	14	V
Bridge disa	able circuit					
V <sub>ref(dis)</sub>	disable reference voltage		1.23	1.29	1.35	V

## Full bridge driver IC

**UBA2032** 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Internal osc	cillator					
f <sub>bridge</sub>	bridge oscillating frequency	note 3	_	-	100	kHz
$\Delta f_{OSC(T)}$	oscillator frequency variation with respect to temperature	$f_{bridge}$ = 250 Hz and $T_{amb}$ = -40 to +150 °C	-10	0	+10	%
$\Delta f_{osc(VDD)}$	oscillator frequency variation with respect to V <sub>DD</sub>	f <sub>bridge</sub> = 250 Hz and V <sub>DD</sub> = 7.25 to 14 V	-10	0	+10	%
k <sub>H</sub>	high level trip point	$V_{RC(high)} = k_H \times V_{DD}$	0.38	0.4	0.42	
kL	low level trip point	$V_{RC(low)} = k_L \times V_{DD}$	_	0.01	_	
k <sub>osc</sub>	oscillator constant	f <sub>bridge</sub> = 250 Hz	0.94	1.02	1.10	
R <sub>ext</sub>	external resistor to V <sub>DD</sub>		100	_	_	kΩ

#### **Notes**

- 1. The current is specified without commutation of the bridge. The current into pin HV is limited by a thermal protection circuit. The current is limited to 11 mA at  $T_i = 150$  °C.
- 2. The current is specified without commutation of the bridge and pin HV is connected to  $V_{\text{DD}}$ .
- 3. The minimum frequency is mainly determined by the value of the bootstrap capacitors.

## Full bridge driver IC


**UBA2032** 

#### **APPLICATION INFORMATION**

#### **Basic application**

A basic full bridge configuration with an HID lamp is shown in Fig.5. The bridge disable, the start-up delay and the external drive functions are not used in this application. The pins –LVS, +LVS, EXTDR and BD are short-circuited to SGND. The internal oscillator is used and to realise a 50% duty cycle the internal divider function has to be used by connecting pin DD to pin SGND.

The IC is powered by the high voltage supply. Because the internal oscillator is used, the bridge commutating frequency is determined by the values of  $R_{\rm osc}$  and  $C_{\rm osc}.$  The bridge starts oscillating when the HV supply voltage exceeds the level of release power drive (typically 12.5 V on pin HV). If the supply voltage on pin HV drops below the reset level of power drive (typically 10 V on pin HV), the UBA2032 enters the start-up state.




## Full bridge driver IC

**UBA2032** 

#### Application with external control

Figure 6 shows an application containing a system ground-referenced control circuit. Pin +LVS can be connected to the same supply as the external oscillator control unit and pin –LVS is connected to pin SGND.

Pin RC is short-circuited to SGND. The bridge commutation frequency is determined by the external oscillator. The bridge disable input (pin BD) can be used to immediately turn off all four MOSFETs in the full bridge.




## Full bridge driver IC

**UBA2032** 

#### Application with negative lamp voltage

The life of an HID lamp depends of the rate of sodium migration through the quartz wall of the lamp. To minimize this, the lamp must operate negative with respect to the system ground. Figure 7 shows a full bridge with an HID lamp, along with a control circuit referenced to the system

ground and with a bridge voltage operating at high negative voltages with respect to the system ground. Pin +LVS and pin HV can be connected to the same supply as the control unit The output state of the bridge is related to the position of pin EXTDR. See also the timing diagram.



## Full bridge driver IC

**UBA2032** 

#### Additional application information

**GATE RESISTORS** 

At ignition of an HID lamp, a large EMC spark occurs. This can result in a large voltage transient or oscillation at the gates of the full bridge MOSFETs (LL, LR, HR and HL). When these gates are directly coupled to the gate drivers (pins GHR, GLR, GHL and GLL), voltage overstress of the driver outputs may occur. Therefore, it is advised to add a resistor with a minimum value of  $100~\Omega$  in series with each gate driver to isolate the gate driver outputs from the actual power MOSFETs gate.

It may be necessary to add a diode in parallel to these gate resistors in order:

- 1. To switch off the power transistor in time
- To ensure that the power transistor remains in off-state during a high ΔV/Δt at the bridge nodes; typical use depends on the characteristics (gate charge, Miller capacitance) of the power MOSFETs.

GATE CHARGE AND SUPPLY CURRENT AT HIGH FREQUENCY LISE

The total gate current needed to charge the gates of the power MOSFETs equals:

$$I_{gate} = 4 \times f_{bridge} \times Q_{gate}$$
.

Where:

I<sub>gate</sub> = gate current

f<sub>bridge</sub> = bridge frequency

Q<sub>gate</sub> = gate charge.

This current is supplied via the internal low voltage supply ( $V_{DD}$ ). Since this current is limited to 11 mA (see Section "Characteristics"; table note 1), at higher frequencies and with MOSFETs having a relative high gate charge, this maximum  $V_{DD}$  supply current may not be sufficient anymore. As a result the internal low voltage supply ( $V_{DD}$ ) and the gate drive voltage will drop resulting in an increase of the on resistance ( $R_{on}$ ) of the full bridge MOSFETs. In this case an auxiliary low voltage supply is necessary.


## Full bridge driver IC

**UBA2032** 

#### **PACKAGE OUTLINES**

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DINIENS	inch differsions are derived from the original film differsions)																	
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	O	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013			<del>99-12-27</del> 03-02-19


2005 Mar 24 16

## Full bridge driver IC

**UBA2032** 

#### SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm

SOT341-1



1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

0.25

0.09

10.0

0.05

1.65

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT341-1		MO-150			<del>99-12-27</del> 03-02-19

7.6

0.63

2005 Mar 24 17

## Full bridge driver IC

**UBA2032** 

#### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON..T and SSOP..T packages
  - for packages with a thickness ≥ 2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

## Full bridge driver IC

**UBA2032** 

#### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW <sup>(2)</sup>			
BGA, HTSSONT <sup>(3)</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>(3)</sup> , TFBGA, VFBGA, XSON	not suitable	suitable			
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(4)</sup>	suitable			
PLCC <sup>(5)</sup> , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended <sup>(5)(6)</sup>	suitable			
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(7)</sup>	suitable			
CWQCCNL <sup>(8)</sup> , PMFP <sup>(9)</sup> , WQCCNL <sup>(8)</sup>	not suitable	not suitable			

#### **Notes**

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217  $^{\circ}$ C  $\pm$  10  $^{\circ}$ C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 5. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- 9. Hot bar soldering or manual soldering is suitable for PMFP packages.

## Full bridge driver IC

**UBA2032** 

#### **DATA SHEET STATUS**

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2005

SCA76

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R79/03/pp21

Date of release: 2005 Mar 24

Document order number: 9397 750 14911

Let's make things better.

Philips Semiconductors



