

100-Pin TQFP Commercial Temp Industrial Temp

# 18Mb Pipelined and Flow Through Synchronous NBT SRAM

250 MHz–150 MHz 2.5 V or 3.3 V V<sub>DD</sub> 2.5 V or 3.3 V I/O

# Features

- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAM<sup>™</sup>, NoBL<sup>™</sup> and ZBT<sup>™</sup> SRAMs
- 2.5 V or 3.3 V +10%/-10% core power supply
- 2.5 V or 3.3 V I/O supply
- User-configurable Pipeline and Flow Through mode
- LBO pin for Linear or Interleave Burst mode
- Pin compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package
- RoHS-compliant 100-lead TQFP package available

# **Functional Description**

The GS8160Z18/36BT is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/ single late write SRAMs, allow utilization of all available but bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles. Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control ( $\overline{1400}$ ) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex offchip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8160ZCC36BT may be configured by the user to operate in Pholine or Flow Through mode. Operating as a pipelined expichronous device, meaning that in addition to the rising even triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle in then released to the output drivers at the next rising edge of clock.


The GS8160Z18/36BT is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 100-pin TQFP package.

	<b>N</b>	-250	-200	-150	Uni
2	t <sub>KQ</sub>	2.5	3.0	3.8	ns
Pipeline	tCycle	4.0	5.0	6.7	ns
3-1-1-1	Curr (x18)	295	245	200	mA
	Curr (x36)	345	285	225	mA
- N	t <sub>KQ</sub>	5.5	6.5	7.5	ns
Flow	tCycle	5.5	6.5	7.5	ns
······································	Curr (x18)	225	200	185	mA
	Curr (x36)	255	220	205	mA

# Rev: 1.06 9/2008 1/23 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



GS8160Z18BT Pinout




#### Note:

Pins marked with NC can be tied to either VDD or VSS. These pins can also be left floating.



GS8160Z36BT Pinout




Downloaded from Arrow.com.



# **100-Pin TQFP Pin Descriptions**

A0, A1	Туре	Description
,	ln	Burst Address Inputs; Preload the burst counter
А	In	Address Inputs
СК	In	Clock Input Signal
BA	In	Byte Write signal for data inputs DQA; active W
Вв	In	Byte Write signal for data inputs DQB; active low
Bc	In	Byte Write signal for data inputs DQc artive low
BD	In	Byte Write signal for data inputs Dev active low
W	In	Write Enable; active W
Ē1	In	Chip Enable; active low
E2	In	Chip Enable; Active High. For stored depth expansion
Ē3	In	Chip Enable; Active Low. Freed depth expansion
G	In	Output Enable; active low
ADV	In	Advance/Load; Burst address counter control pin
CKE	In	Clock Levet Buffer Enable; active low
NC	_	No Connect
DQA	I/O	The A Data Input and Output pins
DQB	I/O	Byte B Data Input and Output pins
DQc	I/O	Byte C Data Input and Output pins
DQD	I/O	Byte D Data Input and Output pins
ZZ	In	Power down control; active high
FT	In	Pipeline/Flow Through Mode Control; active low
LBO	In	Linear Burst Order; active low
V <sub>DD</sub>	In	Core power supply
V <sub>SS</sub>	In	Pipeline/Flow Through Mode Control; active low Linear Burst Order; active low Core power supply Ground Output driver power supply
V <sub>DDQ</sub>	In	Output driver power supply





# GS8160Z18/36B NBT SRAM Functional Block Diagram



# **Functional Details**

#### Clocking

Deassertion of the Clock Enable ( $\overline{CKE}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

#### **Pipeline Mode Read and Write Operations**

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to that the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ( $\overline{E}_1$ ,  $E_2$  and  $\overline{E}_3$ ). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	BA	Вв	Bc	BD
Read	Н	Х	Х	Х	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock:  $\overline{CKE}$  is asserted Low, all three chip enables ( $\overline{E}_1$ ,  $E_2$ , and  $\overline{E}_3$ ) are active, the write enable input signals  $\overline{W}$  is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected,  $\overline{CKE}$  is asserted low, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ( $\overline{B}A$ ,  $\overline{B}B$ ,  $\overline{B}C$ , &  $\overline{B}D$ ) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active s a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

#### Flow Through Mode Read and Write perations

Operation of the RAM in Flow Prough mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked in the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.



# Synchronous Truth Table

Operation	Туре	Address	СК	CKE	ADV	W	Bx	Ē1	E2	E3	G	ZZ	DQ	Notes
Read Cycle, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	L	L	C,	Q	
Read Cycle, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	Х	Х		L	Q	1,10
NOP/Read, Begin Burst	R	External	L-H	L	L	Н	Х	L	Н	Ļ	Н	L	High-Z	2
Dummy Read, Continue Burst	В	Next	L-H	L	Н	Х	Х	Х	X	×	Н	L	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L-H	L	L	L	L	L	<b>N</b>	L	Х	L	D	3
Write Abort, Begin Burst	W	External	L-H	L	L	L	Н	Ļ	н	L	Х	L	Х	2,3
Write Cycle, Continue Burst	В	Next	L-H	L	Н	Х	L		Х	Х	Х	L	D	1,3,10
Write Abort, Continue Burst	В	Next	L-H	L	Н	Х	E.	X	Х	Х	Х	L	High-Z	1,2,3,10
Deselect Cycle, Power Down	D	None	L-H	L	L	X	X	Н	Х	Х	Х	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L	L	X	Х	Х	Х	Н	Х	L	High-Z	
Deselect Cycle, Power Down	D	None	L-H	L		Х	Х	Х	L	Х	Х	L	High-Z	
Deselect Cycle, Continue	D	None	L-H	L	S.	Х	Х	Х	Х	Х	Х	L	High-Z	1
Sleep Mode		None	Х		Х	Х	Х	Х	Х	Х	Х	н	High-Z	
Clock Edge Ignore, Stall		Current	L-H	АН	Х	Х	Х	Х	Х	Х	Х	L	-	4
Notes:			Q	1						ı		ı		


#### Notes:


1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.

2. Dummy Read and Write abort can be considered to be because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no write operation is performed.

- 3. G can be wired low to minimize the number of the signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- If CKE High occurs during a pipelined reactive, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write signals are Low
- 6. All inputs, except G and ZZ mustified setup and hold times of rising clock edge.
- 7. Wait states can be inserted by Stting CKE high.
- 8. This device contains circuito in the ansures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is perporated.
- 10. The address counter is incriminated for all Burst continue cycles.








Current State and Next State Definition for Pipeline and Flow Through Read/Write Control State Diagram




# Pipeline Mode Data I/O State Diagram





# Flow Through Mode Data I/O State Diagram





#### **Burst Cycles**

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

#### **Burst Order**

The burst address counter wraps around to its initial state after four addresses (the loaded address, and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{LBO}$ ). Then this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

#### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LDU	H S	Interleaved Burst
Quitaut Degister Centrel	FT		Flow Through
Output Register Control		H or NC	Pipeline
Dever Dever Original	77	or NC	Active
Power Down Control	ZZ	н	Standby, I <sub>DD</sub> = I <sub>SB</sub>

#### Note:

There is a pull-up device on the FT pin and a pull-down device on the pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

#### **Burst Counter Sequences**

#### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A <b>[</b> 1:0]
1st address	00	01	10	11
2nd address	01	10	12	00
3rd address	10	11	00	01
4th address	11	00	01	10

#### Note:

The burst counter wraps to initial state on the 5th clock.

### **Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

#### Note:

The burst counter wraps to initial state on the 5th clock.


BPR 1999.05.18



#### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all input except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, phy a deselect or read commands may be applied while the SRAM is recovering from Sleep mode.



The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the  $\overline{\text{FT}}$  signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. GSI NBT SRAMs are fully compatible with mese sockets.

 Rev: 1.06 9/2008
 12/23

 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



# Absolute Maximum Ratings

(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to 4.6	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to V <sub>DDQ</sub> +0.5	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>IN</sub>	Input Current on Any Pin	+/29	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/-30	mA
PD	Package Power Dissipation	.5	W
T <sub>STG</sub>	Storage Temperature	55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	°C

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

### **Power Supply Voltage Ranges**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	VDE	3.0	3.3	3.6	V	
2.5 V Supply Voltage	VDD2	2.3	2.5	2.7	V	
3.3 V V <sub>DDQ</sub> I/O Supply Voltage	VDDQ3	3.0	3.3	3.6	V	
2.5 V V <sub>DDQ</sub> I/O Supply Voltage	V <sub>DDQ2</sub>	2.3	2.5	2.7	V	

#### Notes:

1. The part numbers of Industrial Temperators Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+1.5 V maximum, with a pulse width not to exceed 50% tKC.



# V<sub>DDQ3</sub> Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	2.0		V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	<b>v</b> v	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	2.0	—	V <sub>DDQ</sub> + 0	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	V <sub>ILQ</sub>	-0.3			V	1,3

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be -2 V > Vi < V<sub>DDn</sub>+1.5 V maximum, with a pulse with not to exceed 50% tKC.

3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3 V.

### V<sub>DDQ2</sub> Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>1D</sub>	_	V <sub>DD</sub> + 0.3	V	1
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	0.3	_	0.3*V <sub>DD</sub>	V	1
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	_	V <sub>DDQ</sub> + 0.3	V	1,3
V <sub>DDQ</sub> I/O Input Low Voltage	VILO	-0.3		0.3*V <sub>DD</sub>	V	1,3

#### Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

- 2. Input Under/overshoot voltage must be −2 V ≥ Vi ≥ V<sub>DDn</sub>+1.5 V maximum, with a pulse width not to exceed 50% tKC.
- 3. V<sub>IHQ</sub> (max) is voltage on V<sub>DDQ</sub> pins plus 0.3

# Recommended Operating Temperatures

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commerce Range Versions)	Τ <sub>Α</sub>	0	25	70	٥C	2
Ambient Temperature (Incornal Range Versions)	Τ <sub>Α</sub>	-40	25	85	°C	2

Notes:

1. The part number industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

2. Input Under/overshoot voltage must be  $-2 \text{ V} > \text{Vi} < \text{V}_{\text{DDn}} + 1.5 \text{ V}$  maximum, with a pulse width not to exceed 50% tKC.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

**Overshoot Measurement and Timing** 

50% tKC

V<sub>DD</sub> +1.5 V -


50%

Vnn

VIL



# **Undershoot Measurement and Timing**



# Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

### Note:

These parameters are sample tested.


Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference level	V <sub>S</sub>
Output load	<b>T</b> ig. 1

#### Notes:

1. Include scope and jig capacitance.

2. Test conditions as specified with output bading as shown in **Fig. 1** unless otherwise noted.

3. Device is deselected as defined by the Truth Table.



### Rev: 1.06 9/2008

15/23



# **DC Electrical Characteristics**

IIL		Min	
	$V_{IN}$ = 0 to $V_{DD}$	—1 uA	1 uA
I <sub>IN1</sub>	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 V \le V_{IN} \le V_{IH}$	⊂ –1 uA —1 uA	1 uA 100 uA
I <sub>IN2</sub>	$     \begin{array}{c}       0  V \leq V_{IN} \leq V_{IH} \\       V_{DD} \geq V_{IN} \geq V_{IL} \\       0  V \leq V_{IN} \leq V_{IL}   \end{array} $	–100 uA –1 uA	1 uA 1 uA
I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to	—1 uA	1 uA
V <sub>OH2</sub>	I <sub>OH</sub> =8 mA, V <sub>DDQ</sub> = 2.375V	1.7 V	_
V <sub>OH3</sub>	I <sub>OH</sub> =8 mA, V <sub>DDQ</sub> =	2.4 V	_
V <sub>OL</sub>	I <sub>OL</sub> = 8 mÅ	_	0.4 V
aded tor			
	I <sub>OL</sub> V <sub>OH2</sub> V <sub>OH3</sub> V <sub>OL</sub>	IIIIIOutput Disable, VVIVIIIVIIIVII <td><math>I_{OL}</math>       Output Disable, <math>V_{OUT} = 0</math> to <math>V_{DD}</math> <math>-1</math> uA         <math>V_{OH2}</math> <math>I_{OH} = -8</math> mA, <math>V_{DDQ} = 2.37</math> V       <math>1.7</math> V         <math>V_{OH3}</math> <math>I_{OH} = -8</math> mA, <math>V_{DDQ} = 2.37</math> V       <math>2.4</math> V         <math>V_{OL}</math> <math>I_{OL} = 8</math> mA, <math>V_{DDQ} = -355</math> V       <math>2.4</math> V</td>	$I_{OL}$ Output Disable, $V_{OUT} = 0$ to $V_{DD}$ $-1$ uA $V_{OH2}$ $I_{OH} = -8$ mA, $V_{DDQ} = 2.37$ V $1.7$ V $V_{OH3}$ $I_{OH} = -8$ mA, $V_{DDQ} = 2.37$ V $2.4$ V $V_{OL}$ $I_{OL} = 8$ mA, $V_{DDQ} = -355$ V $2.4$ V



# **Operating Currents**

					-2	50	-2	00	-1	50	
Parameter	Test Conditions		Mode	Symbol	0 to 70°C	–40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	–40 to 85°C	Unit
		(x32/	Pipeline	I <sub>DD</sub> I <sub>DDQ</sub>	305 40	315 40	255 30	265 30	205 20	215 20	mA
Operating	Device Selected; All other inputs	x36)	Flow Through	I <sub>DD</sub> I <sub>DDQ</sub>	235 20	245 20	205 15	245 15	190 15	200 15	mA
Current	$\geq V_{IH}$ or $\leq V_{IL}$ Output open	(x18)	Pipeline	I <sub>DD</sub> I <sub>DDQ</sub>	275 20	285 20	23 12	240 15	185 15	195 15	mA
		(10)	Flow Through	I <sub>DD</sub> I <sub>DDQ</sub>	215 10	225 10	90 10	200 10	175 10	185 10	mA
Standby	$ZZ \ge V_{DD} - 0.2 V$		Pipeline	I <sub>SB</sub>	40	50	40	50	40	50	mA
Current			Flow Through	I <sub>SB</sub>	40		40	50	40	50	mA
Deselect	Device Deselected;		Pipeline	I <sub>DD</sub>	85	90	75	80	60	65	mA
Current	$\begin{array}{l} \text{All other inputs} \\ \geq V_{IH} \text{ or } \leq V_{IL} \end{array}$	—	Flow Through	I <sub>DD</sub>		65	50	55	50	55	mA

#### Notes:

- s, and Voor  $I_{DD}$  and  $I_{DDQ}$  apply to any combination of  $V_{DD3}$ ,  $V_{DD2}$ ,  $V_{DDQ3}$ , and  $V_{DDQ}$  peration. 1.
- 2. All parameters listed are worst case scenario.





# **AC Electrical Characteristics**

	Parameter	Symbol	-25	50	-20	0	-1	50	Unit
	Falameter	Symbol	Min	Max	Min	Max	Min	Мах	Unit
	Clock Cycle Time	tKC	4.0	—	5.0	—	6.7	—	ns
	Clock to Output Valid	tKQ	-	2.5	_	3.0	<b>N</b> -	3.8	ns
Dinalina	Clock to Output Invalid	tKQX	1.5	—	1.5	-0	1.5	—	ns
Pipeline	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	—	1.5		1.5	—	ns
	Setup time	tS	1.2	_	1.4 🔶	<u> </u>	1.5	_	ns
	Hold time	tH	0.2	—	0.4	—	0.5	—	ns
	Clock Cycle Time	tKC	5.5	—	6.5	—	7.5	—	ns
	Clock to Output Valid	tKQ	-	5.5	Х	6.5	—	7.5	ns
	Clock to Output Invalid	tKQX	2.0	—	2.0	—	2.0	_	ns
Flow Through	Clock to Output in Low-Z	tLZ <sup>1</sup>	2.0		2.0	—	2.0	—	ns
	Setup time	tS	1.5		1.5	—	1.5	—	ns
	Hold time	tH	0.5	<b>A</b>	0.5	—	0.5	—	ns
	Clock HIGH Time	tKH	1.3	<b>~</b> _	1.3	_	1.5	—	ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.7	—	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	20	2.5	1.5	3.0	1.5	3.0	ns
	G to Output Valid	tOE	<u>v</u> –	2.5	—	3.0	—	3.8	ns
	$\overline{G}$ to output in Low-Z	tOLZ <sup>1</sup>	0	_	0	_	0	_	ns
	G to output in High-Z	tOH	—	2.5	—	3.0	_	3.8	ns
	ZZ setup time		5	_	5	—	5	—	ns
	ZZ hold time	↓ tZZH <sup>2</sup>	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	20	-	20	-	20	—	ns


#### Notes:

- These parameters are sampled and are not 200% tested. 1.
- ever, .ever, .ev ZZ is an asynchronous signal. However, in the recognized on any given clock cycle, ZZ must meet the specified setup and hold 2. times as specified above.





# Pipeline Mode Timing (NBT)




Downloaded from Arrow.com.









Downloaded from Arrow.com.



# TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
C	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	_	0.65	_
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	_
Y	Coplanarity			0.10
θ	Lead Angle	0°		7°

#### Notes:

- All dimensions are in millimeters (mm). 1.
- protrusione protr Package width and length do not include mold protrusion 2.

BPR 1999.05.18



# **Ordering Information for GSI Synchronous Burst RAMs**

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>
1M x 18	GS8160Z18BT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С
1M x 18	GS8160Z18BT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С
1M x 18	GS8160Z18BT-150	NBT Pipeline/Flow Through	TQFP	150/7.5	С
512K x 36	GS8160Z36BT-250	NBT Pipeline/Flow Through	TQFP	250/5.5	С
512K x 36	GS8160Z36BT-200	NBT Pipeline/Flow Through	TQFP	200/6.5	С
512K x 36	GS8160Z36BT-150	NBT Pipeline/Flow Through	TS P	150/7.5	С
1M x 18	GS8160Z18BT-250I	NBT Pipeline/Flow Through	QFP	250/5.5	I
1M x 18	GS8160Z18BT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I
1M x 18	GS8160Z18BT-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I
512K x 36	GS8160Z36BT-250I	NBT Pipeline/Flow Through	TQFP	250/5.5	I
512K x 36	GS8160Z36BT-200I	NBT Pipeline/Flow Through	TQFP	200/6.5	I
512K x 36	GS8160Z36BT-150I	NBT Pipeline/Flow Through	TQFP	150/7.5	I
1M x 18	GS8160Z18BGT-250	NBT Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	С
1M x 18	GS8160Z18BGT-200	NBT Pipeline/Flow Three	RoHS-compliant TQFP	200/6.5	С
1M x 18	GS8160Z18BGT-150	NBT Pipeline/Flow	RoHS-compliant TQFP	150/7.5	С
512K x 36	GS8160Z36BGT-250	NBT Pipeline/FlowPhrough	RoHS-compliant TQFP	250/5.5	С
512K x 36	GS8160Z36BGT-200	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	С
512K x 36	GS8160Z36BGT-150	NBT Pipeline Flow Through	RoHS-compliant TQFP	150/7.5	С
1M x 18	GS8160Z18BGT-250I	NBT Pineline/Flow Through	RoHS-compliant TQFP	250/5.5	I
1M x 18	GS8160Z18BGT-200I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	I
1M x 18	GS8160Z18BGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/7.5	I
512K x 36	GS8160Z36BGT-250I	BT Pipeline/Flow Through	RoHS-compliant TQFP	250/5.5	I
512K x 36	GS8160Z36BGT-200I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	200/6.5	I
512K x 36	GS8160Z36BGT-150I	NBT Pipeline/Flow Through	RoHS-compliant TQFP	150/7.5	I

Notes:

1.

Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8160Z18B-200IT. The speed column indicates the dote frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through ode-selectable by the user.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$ GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which 2.

3.

4. are covered in this data speet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.





# 18Mb Sync SRAM Datasheet Revision History

New	Types of Changes Format or Content	Page;Revisions;Reason
8160ZxxB_r1		Creation of new datasheet
8160ZxxB_r1; 8160ZxxB_r1_01	Content	Changed Under/overshoot to +1.5 V reaximum and 50% tKC
8160ZxxB_r_01; 8160ZxxB_r1_02	Content	Added 300 MHz speed bin
8160ZxxB_r_02; 8160ZxxB_r1_03	Content	Added Pb-free information
8160ZxxB_r_03; 8160ZxxB_r1_04	Content	<ul> <li>Removed 300 MHz speed bin</li> <li>Changed Pb-Free to FoHS-compliant</li> <li>Added Status column to Ordering Information table</li> </ul>
8160ZxxB_r_04; 8160ZxxB_r1_05	Content	<ul> <li>Corrected pin description table</li> <li>Added missing Abs Max section</li> </ul>
8160ZxxB_r_05; 8160ZxxB_r1_06	Content	Updated for MP status
	/	
Aotres	Sumented in the	