
# INTEGRATED CIRCUITS



Product specification

1990 Jan 08

IC15 Data Handbook



Philips Semiconductors

## 74F540, 74F541

74F540 Octal Inverter Buffer (3-State) 74F541 Octal Buffer (3-State)

### **FEATURES**

- High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Low power, light bus loading
- Functionally similar to the 74F240 and 74F241
- Provides ideal interface and increases fan-out of MOS microprocessors
- Efficient pinout to facilitate PC board layout
- Octal bus interface
- 3-State buffer outputs sink 64mA
- 15mA source current

### DESCRIPTION


The 74F540 and 74F541 are octal buffers that are ideal for driving bus lines or buffer memory address registers. The outputs are capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The devices feature input and outputs on opposite sides of the package to facilitate printed circuit board layout.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
10–17	Data inputs	1.0/0.033	20μΑ/20μΑ
OE0, OE1	3-State output enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
Y0 - Y7	Data outputs (74F541)	750/106.7	15mA/64mA
<u></u> ¥0 - ¥7	Data outputs (74F540)	750/106.7	15mA/64mA

NOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

#### PIN CONFIGURATION – 74F540




TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F540	3.5ns	58mA
74F541	5.5ns	55mA

### **ORDERING INFORMATION**


DESCRIPTION	$\begin{array}{l} \text{COMMERCIAL RANGE} \\ \text{V}_{\text{CC}} = 5\text{V} \pm 10\%, \\ \text{T}_{amb} = 0^{\circ}\text{C} \text{ to } + 70^{\circ}\text{C} \end{array}$	PKG DWG #
20-Pin Plastic DIP	N74F540, N74F541N	SOT146-1
20-Pin Plastic SOL	N74F540D, N74F541D	SOT163-1

### **PIN CONFIGURATION – 74F541**




## 74F540, 74F541


### LOGIC SYMBOL – 74F540




### LOGIC SYMBOL (IEEE/IEC) - 74F540




### LOGIC DIAGRAM - 74F540




#### LOGIC SYMBOL - 74F541



### LOGIC SYMBOL (IEEE/IEC) - 74F541



### LOGIC DIAGRAM – 74F541



# 74F540, 74F541

### **FUNCTION TABLE**

	INPUTS	OUTF	PUTS	
	INFUIS	74F541	74F540	
OE0	OE1	In	Yn	Ϋ́n
L L X H	L L H X	L H X X	L H Z Z	H L Z Z

H = High voltage level L = Low voltage level

X = Don't care Z = High impedance "off" state

### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5.0	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
IOUT	Current applied to output in Low output state	128	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature	-65 to +150	°C

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		UNIT		
STWBUL	PARAMEIER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-15	mA
I <sub>OL</sub>	Low-level output current			64	mA
T <sub>amb</sub>	Operating free-air temperature range	0		70	°C

## 74F540, 74F541

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

								LIMITS		
SYMBOL	PARAN	METER		TEST C	TEST CONDITIONS <sup>NO TAG</sup>				МАХ	UNIT
						±10%V <sub>CC</sub>	2.4			V
V	High-level output	tuoltogo		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	I <sub>OH</sub> = -3mA	±5%V <sub>CC</sub>	2.7	3.4		V
V <sub>OH</sub>	High-level output	i vollage		$V_{IH} = MIN$	I <sub>OH</sub> = -15mA	$\pm 10\% V_{CC}$	2.0			V
					10H 13HIA	±5%V <sub>CC</sub>	2.0			V
V <sub>OL</sub>	Low-level output	voltago		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	I <sub>OL</sub> = MAX	$\pm 10\% V_{CC}$			0.55	V
VOL		vollage		$V_{IH} = MIN$		±5%V <sub>CC</sub>		0.42	0.55	V
V <sub>IK</sub>	Input clamp volta	ut clamp voltage			voltage $V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
lı	Input current at maximum input voltage			V <sub>CC</sub> :	= 0.0V, V <sub>I</sub> = 7.0V				100	μΑ
I <sub>IH</sub>	High-level input o	gh-level input current			= MAX, V <sub>I</sub> = 2.7V				20	μΑ
I <sub>IL</sub>	Low-level input c	urrent		$V_{CC} = MAX, V_I = 0.5V$				-20	μΑ	
I <sub>OZH</sub>	Off-state output of High-level voltag			V <sub>CC</sub> =	$V_{CC} = MAX, V_O = 2.7V$				50	μΑ
I <sub>OZL</sub>	Off-state output of Low-level voltage			V <sub>CC</sub> =	MAX, V <sub>O</sub> = 0.5	V			-50	μA
I <sub>OS</sub>	Short-circuit outp	out current <sup>NO</sup>	) TAG		V <sub>CC</sub> = MAX		-100		-225	mA
			I <sub>CCH</sub>		In=OEn=GND			22	30	mA
		74F540	I <sub>CCL</sub>		In=4.5V, OEn=GND			58	75	mA
lcc	Supply current	I <sub>CC</sub>	I <sub>CCZ</sub>	V <sub>CC</sub> = MAX	In=GND, OEn=4.5V			40	55	mA
	(total)		I <sub>ССН</sub>		In=4.5V, OEn=GND			30	40	mA
			I <sub>CCL</sub>		In=OEn=GND			55	72	mA
			I <sub>CCZ</sub>		In=GND, OEr	1=4.5V		45	58	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value under the recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ . 3. Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> should be performed last.

#### Product specification


# 74F540, 74F541

### AC ELECTRICAL CHARACTERISTICS


	- PARAMETER					LIMIT	ſS			
SYMBOL					TEST CONDITIONS					$T_{amb} = 0$ °C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω
				MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay In to 文n		Waveform 1	3.0 1.5	4.5 2.5	6.5 4.5	2.5 1.5	7.5 5.0	ns ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time to High or Low level	74F540	Waveform 3 Waveform 4	2.0 4.0	3.5 7.5	6.5 9.5	2.0 4.0	7.0 10.0	ns ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable time from High or Low level		Waveform 3 Waveform 4	2.0 2.0	4.0 4.0	6.0 5.5	2.0 2.0	6.5 6.0	ns ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay In to Yn		Waveform 2	2.5 3.5	5.0 6.0	6.5 7.0	2.5 3.0	7.0 7.5	ns ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time to High or Low level	74F541	Waveform 3 Waveform 4	3.0 3.0	5.5 6.5	7.0 8.5	3.0 3.0	7.5 9.5	ns ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Disable time from High or Low level		Waveform 3 Waveform 4	2.0 2.0	4.0 4.0	7.0 7.0	2.0 2.0	7.5 7.5	ns ns	

### AC WAVEFORMS


For all waveforms,  $V_M = 1.5V$ .




Waveform 1. Propagation Delay Data to Outputs for 74F540



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 2. Propagation Delay Data to Outputs for 74F541



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level


# 74F540, 74F541

#### **TEST CIRCUIT AND WAVEFORM**



### DIP20: plastic dual in-line package; 20 leads (300 mil)

Г



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	с	р <sup>(1)</sup>	Е <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			<del>-92-11-17</del> 95-05-24


SOT146-1

# 74F540, 74F541

 $\mathsf{M}_\mathsf{E}$ 

Ψ

## 74F540, 74F541



#### Product specification

### 74F540, 74F541

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Document order number:

print code

Date of release: 10-98 9397-750-05134

Let's make things better.



PHILIPS