

# BGU8103UK

SiGe:C LNA MMIC for GPS, GLONASS, Galileo and COMPASS

Rev. 1 — 25 January 2016

Preliminary data sheet

## 1. General description

---

The BGU8103UK is an ultra low current and Low-Noise Amplifier (LNA) for GNSS receiver applications. It comes as an extremely small and thin Wafer Level Chip Scale Package (WLCSP). This product is only used in an overmolded module. The BGU8103UK requires only one external matching inductor.

The BGU8103UK adapts itself to the changing environment resulting from co-habitation of different radio systems in modern cellular handsets. It has been designed for ultra low power consumption and optimal performance when jamming signals from co-existing cellular transmitters are present. At low jamming power levels, it delivers 18.5 dB gain at a noise figure of 0.80 dB and a supply current of 1.2 mA. During high jamming power levels, resulting for example from a cellular transmit burst, it temporarily increases its bias current to improve sensitivity.

## 2. Features and benefits

---

- Optimized performance at a low supply current of 1.2 mA
- Covers full GNSS L1 band, from 1559 MHz to 1610 MHz
- Noise figure = 0.80 dB
- Gain 18.5 dB
- Input 1 dB compression point of  $-17$  dBm
- Out of band  $IP_{3i}$  of  $-11$  dBm
- Supply voltage 1.5 V to 3.1 V
- Integrated supply decoupling capacitor
- Power-down mode current consumption  $< 1$   $\mu$ A
- Integrated temperature stabilized bias for easy design
- Requires only one input matching inductor
- Integrated DC blocking at both RF input and output
- ESD protection on all pins (HBM  $> 2$  kV)
- Integrated matching for the output
- Available in a WLCSP 0.69 mm  $\times$  0.44 mm  $\times$  0.29 mm: SOT1445-1
- 180 GHz transit frequency - SiGe:C technology
- Moisture sensitivity level 1



### 3. Applications

- LNA for GPS
- GLONASS
- Galileo and COMPASS (BeiDou) in smart phones
- Feature phones
- Tablet PCs
- Digital still cameras
- Digital video cameras
- RF front-end modules
- Complete GNSS modules and wearable applications

### 4. Quick reference data

**Table 1. Quick reference data**

$f = 1575 \text{ MHz}$ ;  $V_{CC} = 1.8 \text{ V}$ ;  $V_{I(ENABLE)} \geq 0.8 \text{ V}$ ;  $P_i < -40 \text{ dBm}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; input matched to  $50 \text{ } \Omega$  using a  $12 \text{ nH}$  inductor; see [Figure 4](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC}$	supply voltage		1.5	-	3.1	V
$I_{CC}$	supply current		-	1.2	-	mA
$G_p$	power gain	no jammer	-	18.5	-	dB
NF	noise figure	$P_i = -40 \text{ dBm}$ ; no jammer	[1]	0.8	-	dB
$P_{i(1dB)}$	input power at 1 dB gain compression		-	-17	-	dBm
$IP3_i$	input third-order intercept point		[2]	-11	-	dBm

[1] PCB losses are subtracted.

[2]  $f_1 = 1713 \text{ MHz}$ ;  $f_2 = 1851 \text{ MHz}$ ;  $P_i = -20 \text{ dBm}$  at  $f_1$ ;  $P_i = -65 \text{ dBm}$  at  $f_2$ .

### 5. Ordering information

**Table 2. Ordering information**

Type number	Package		
	Name	Description	Version
BGU8103UK	WLCSP6	wafer level chip-scale package; 6 bumps; $0.69 \times 0.44 \times 0.29 \text{ mm}$	SOT1445-1

### 6. Marking

**Table 3. Marking codes**


Type number	Marking code
BGU8103UK	single character, indicating assembly month[1]

[1] Month codes see [Table 4](#).


**Table 4. Calendar marking month code**  
 Replace asterisk (\*) by character in table, see [Figure 1](#).

Year <sup>[1]</sup>	Month											
	J	F	M	A	M	J	J	A	S	O	N	D
2015	A	B	C	D	E	F	G	H	I	J	K	L
2016	M	N	O	P	Q	R	S	T	U	V	W	X
2017	Y	Z	b	d	f	h	3	4	5	6	7	9

[1] Rotates every 3 years.




## 7. Block diagram



## 8. Pinning information

### 8.1 Pinning



aaa-018834

Fig 3. Bump side view

### 8.2 Pin description

Table 5. Bump description

Symbol	Bump	Description
GND	A1	ground
V <sub>CC</sub>	B1	supply voltage
RF_OUT	C1	RF output
ENABLE	A2	enable
RF_IN	B2	RF input
GND_RF	C2	ground RF

## 9. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>CC</sub>	supply voltage	RF input AC coupled	[1]	-0.5	+5.0	V
V <sub>I(ENABLE)</sub>	input voltage on pin ENABLE	V <sub>I(ENABLE)</sub> < V <sub>CC</sub> + 0.6 V	[1][2]	-0.5	+5.0	V
V <sub>I(RF_IN)</sub>	input voltage on pin RF_IN	DC; V <sub>I(RF_IN)</sub> < V <sub>CC</sub> + 0.6 V	[1][2][3]	-0.5	+5.0	V
V <sub>I(RF_OUT)</sub>	input voltage on pin RF_OUT	DC; V <sub>I(RF_OUT)</sub> < V <sub>CC</sub> + 0.6 V	[1][2][3]	-0.5	+5.0	V
P <sub>i</sub>	input power		[1]	-	10	dBm
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> ≤ 130 °C	-	-	55	mW
T <sub>stg</sub>	storage temperature		-65	-	+150	°C
T <sub>j</sub>	junction temperature		-	-	150	°C

**Table 6.** Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>ESD</sub>	electrostatic discharge voltage	Human Body Model (HBM) according to JEDEC standard JS-001-2010	-	±2	kV
		Charged Device Model (CDM) according to JEDEC standard JESD22-C101C	-	±2	kV

- [1] Stressed with pulses of 200 ms in duration, with application circuit as in [Figure 4](#).
- [2] Warning: due to internal ESD diode protection, the applied DC voltage shall not exceed V<sub>CC</sub> + 0.6 V and shall not exceed 5.0 V in order to avoid excess current.
- [3] The RF input and RF output are AC coupled through internal DC blocking capacitors.

## 10. Recommended operating conditions

**Table 7.** Operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	supply voltage		1.5	-	3.1	V
T <sub>amb</sub>	ambient temperature		-40	+25	+85	°C
V <sub>I(ENABLE)</sub>	input voltage on pin ENABLE	OFF state	-	-	0.3	V
		ON state	0.8	-	-	V

## 11. Thermal characteristics

**Table 8.** Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point		225	K/W

## 12. Characteristics

**Table 9. Characteristics at  $V_{CC} = 1.8$  V**

$f = 1575$  MHz;  $V_{CC} = 1.8$  V;  $V_{I(ENABLE)} \geq 0.8$  V;  $P_i < -40$  dBm;  $T_{amb} = 25$  °C; input matched to  $50 \Omega$  using a  $12$  nH inductor; see [Figure 4](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{CC}$	supply current	$V_{I(ENABLE)} \geq 0.8$ V				
		$P_i < -40$ dBm	-	1.2	-	mA
		$P_i = -20$ dBm	-	2.5	-	mA
		$V_{I(ENABLE)} \leq 0.3$ V	-	-	1	$\mu$ A
$G_p$	power gain	no jammer	-	18.5	-	dB
		$P_{jam} = -20$ dBm; $f_{jam} = 850$ MHz	-	20.0	-	dB
		$P_{jam} = -20$ dBm; $f_{jam} = 1850$ MHz	-	20.0	-	dB
$RL_{in}$	input return loss	$P_i < -40$ dBm	-	8	-	dB
		$P_i = -20$ dBm	-	9	-	dB
$RL_{out}$	output return loss	$P_i < -40$ dBm	-	11	-	dB
		$P_i = -20$ dBm	-	11	-	dB
ISL	isolation		-	35	-	dB
NF	noise figure	$P_i = -40$ dBm; no jammer <a href="#">[1]</a>	-	0.8	-	dB
		$P_i = -40$ dBm; no jammer <a href="#">[2]</a>	-	0.9	-	dB
		$P_{jam} = -20$ dBm; $f_{jam} = 850$ MHz <a href="#">[2]</a>	-	1.1	-	dB
		$P_{jam} = -20$ dBm; $f_{jam} = 1850$ MHz <a href="#">[2]</a>	-	1.4	-	dB
$P_{i(1dB)}$	input power at 1 dB gain compression		-	-17	-	dBm
$IP3_i$	input third-order intercept point		<a href="#">[3]</a>	-11	-	dBm
IMD3	third-order intermodulation distortion	output referred	<a href="#">[3]</a>	-64	-	dBm
$t_{on}$	turn-on time	time from $V_{I(ENABLE)}$ ON to 90 % of the gain	-	-	2	$\mu$ s
$t_{off}$	turn-off time	time from $V_{I(ENABLE)}$ OFF to 10 % of the gain	-	-	1	$\mu$ s

[1] PCB losses are subtracted.

[2] Including PCB losses.

[3]  $f_1 = 1713$  MHz;  $f_2 = 1851$  MHz;  $P_i = -20$  dBm at  $f_1$ ;  $P_i = -65$  dBm at  $f_2$ .

**Table 10. Characteristics at  $V_{CC} = 2.85\text{ V}$**

$f = 1575\text{ MHz}$ ;  $V_{CC} = 2.85\text{ V}$ ;  $V_{I(ENABLE)} \geq 0.8\text{ V}$ ;  $P_i < -40\text{ dBm}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; input matched to  $50\text{ }\Omega$  using a  $12\text{ nH}$  inductor; see [Figure 4](#); unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>CC</sub>	supply current	$V_{I(ENABLE)} \geq 0.8\text{ V}$				
		$P_i < -40\text{ dBm}$	-	1.2	-	mA
		$P_i = -20\text{ dBm}$	-	2.5	-	mA
		$V_{I(ENABLE)} \leq 0.3\text{ V}$	-	-	1	$\mu\text{A}$
G <sub>p</sub>	power gain	no jammer	-	18.5	-	dB
		$P_{jam} = -20\text{ dBm}$ ; $f_{jam} = 850\text{ MHz}$	-	20.0	-	dB
		$P_{jam} = -20\text{ dBm}$ ; $f_{jam} = 1850\text{ MHz}$	-	20.0	-	dB
RL <sub>in</sub>	input return loss	$P_i < -40\text{ dBm}$	-	8	-	dB
		$P_i = -20\text{ dBm}$	-	9	-	dB
RL <sub>out</sub>	output return loss	$P_i < -40\text{ dBm}$	-	11	-	dB
		$P_i = -20\text{ dBm}$	-	11	-	dB
ISL	isolation		-	35	-	dB
NF	noise figure	$P_i = -40\text{ dBm}$ ; no jammer <a href="#">[1]</a>	-	0.8	-	dB
		$P_i = -40\text{ dBm}$ ; no jammer <a href="#">[2]</a>	-	0.9	-	dB
		$P_{jam} = -20\text{ dBm}$ ; $f_{jam} = 850\text{ MHz}$ <a href="#">[2]</a>	-	1.1	-	dB
		$P_{jam} = -20\text{ dBm}$ ; $f_{jam} = 1850\text{ MHz}$ <a href="#">[2]</a>	-	1.4	-	dB
P <sub>i(1dB)</sub>	input power at 1 dB gain compression		-	-14	-	dBm
IP <sub>3i</sub>	input third-order intercept point		<a href="#">[3]</a>	-9	-	dBm
IMD <sub>3</sub>	third-order intermodulation distortion	output referred	<a href="#">[3]</a>	-68	-	dBm
t <sub>on</sub>	turn-on time	time from $V_{I(ENABLE)}$ ON to 90 % of the gain	-	-	2	$\mu\text{s}$
t <sub>off</sub>	turn-off time	time from $V_{I(ENABLE)}$ OFF to 10 % of the gain	-	-	1	$\mu\text{s}$


[1] PCB losses are subtracted.

[2] Including PCB losses.

[3]  $f_1 = 1713\text{ MHz}$ ;  $f_2 = 1851\text{ MHz}$ ;  $P_i = -20\text{ dBm}$  at  $f_1$ ;  $P_i = -65\text{ dBm}$  at  $f_2$ .

### 13. Application information

#### 13.1 GNSS LNA



**Table 11. List of components**

For schematics, see [Figure 4](#).

Component	Description	Value	Remarks
C <sub>d</sub>	decoupling capacitor	1 nF	to suppress power supply noise
IC1	BGU8103UK	-	NXP Semiconductors
L1	high-quality matching inductor	12 nH	Murata LQW15A



14. Package outline

WLCSP6: wafer level chip-scale package; 6 bumps; 0.69 x 0.44 x 0.29 mm

SOT1445-1




Fig 5. Package outline SOT1445-1 (WLCSP6)

## 15. Handling information

### 15.1 ElectroStatic Discharge (ESD)

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

## 16. Mounting

This WLCSP is only used in an overmolded module (using MUF).

## 17. Abbreviations

Table 12. Abbreviations

Acronym	Description
ESD	ElectroStatic Discharge
GLONASS	Global Navigation Satellite System
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
LNA	Low-Noise Amplifier
HBM	Human Body Model
MMIC	Monolithic Microwave Integrated Circuit
MUF	Molded UnderFill
PCB	Printed-Circuit Board
SiGe:C	Silicon Germanium Carbon
WLCSP	Wafer Level Chip Scale Package

## 18. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BGU8103UK v.1	20160225	Preliminary data sheet	-	-

## 19. Legal information

### 19.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 19.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 19.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 20. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**21. Contents**

1 **General description** ..... 1

2 **Features and benefits** ..... 1

3 **Applications** ..... 2

4 **Quick reference data** ..... 2

5 **Ordering information**..... 2

6 **Marking** ..... 2

7 **Block diagram** ..... 3

8 **Pinning information**..... 4

8.1 Pinning ..... 4

8.2 Pin description ..... 4

9 **Limiting values**..... 4

10 **Recommended operating conditions**..... 5

11 **Thermal characteristics** ..... 5

12 **Characteristics**..... 6

13 **Application information**..... 8

13.1 GNSS LNA ..... 8

14 **Package outline** ..... 9

15 **Handling information**..... 10

15.1 ElectroStatic Discharge (ESD) ..... 10

16 **Mounting**..... 10

17 **Abbreviations**..... 10

18 **Revision history**..... 10

19 **Legal information**..... 11

19.1 Data sheet status ..... 11

19.2 Definitions ..... 11

19.3 Disclaimers ..... 11

19.4 Trademarks..... 12

20 **Contact information**..... 12

21 **Contents** ..... 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016. **All rights reserved.**

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**Date of release: 25 January 2016**  
**Document identifier: BGU8103UK**