

PHD22NQ20T

N-channel TrenchMOS™ standard level FET Rev. 01 — 08 March 2004

Product data

Product profile

1.1 Description

N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS™ technology.

1.2 Features

Low on-state resistance

Fast switching.

1.3 Applications

DC-to-DC converters

General purpose switching.

1.4 Quick reference data

 $V_{DS} \le 200 \text{ V}$

Arr P_{tot} \leq 150 W

 I_D ≤ 21.1 A

R_{DSon} \leq 120 m Ω .

Pinning information

Pinning - SOT428 (D-PAK), simplified outline and symbol Table 1:

Pin	Description	Simplified outline	Symbol
1	gate (g)		
2	drain (d) [1		ď
3	source (s)		
mb	mounting base; connected to drain (d)	1 3	д — — — — — — — — — — — — — — — — — — —
		Top view MBK091	
		SOT428 (D-PAK)	

[1] It is not possible to make a connection to pin 2 of the SOT428 package.





3. Ordering information

Table 2: Ordering information


Type number	Package		
	Name	Description	Version
PHD22NQ20T	D-PAK	Plastic single-ended surface mounted package; 3 leads (one lead cropped)	SOT428

4. Limiting values

Table 3: Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)	25 °C ≤ T _j ≤ 175 °C	-	200	V
V_{DGR}	drain-gate voltage (DC)	$25 ^{\circ}\text{C} \le \text{T}_{\text{j}} \le 175 ^{\circ}\text{C}; \text{R}_{\text{GS}} = 20 \text{k}\Omega$	-	200	V
V_{GS}	gate-source voltage (DC)		-	±20	V
I _D	drain current (DC)	T_{mb} = 25 °C; V_{GS} = 10 V; Figure 2 and 3	-	21.1	Α
		T _{mb} = 100 °C; V _{GS} = 10 V; Figure 2	-	14.9	Α
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; Figure 3	-	42.2	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; Figure 1	-	150	W
T _{stg}	storage temperature		-55	+175	°C
T _j	junction temperature		-55	+175	°C
Source-d	drain diode				
Is	source (diode forward) current (DC)	T _{mb} = 25 °C	-	21.6	Α
I _{SM}	peak source (diode forward) current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$	-	42.2	Α
Avalanci	ne ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	unclamped inductive load; I _D = 9.3 A; t_p = 0.13 ms; V _{DD} \leq 200 V; R _{GS} = 50 Ω ; V _{GS} = 10 V; starting at T _j = 25 °C	-	150	mJ




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature.



 T_{mb} = 25 °C; I_{DM} is single pulse; V_{GS} = 10 V.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

5. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Figure 4	-	-	1.0	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	mounted on a printed-circuit board; vertical in still air; SOT428 minimum footprint	-	75	-	K/W
		mounted on a printed-circuit board; vertical in still air; SOT404 minimum footprint	-	50	-	K/W

5.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.

6. Characteristics

Table 5: Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V$				
		T _j = 25 °C	200	-	-	V
		T _j = −55 °C	178	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; \text{ Figure 9}$				
		T _j = 25 °C	2	3	4	V
		T _j = 175 °C	1	-	-	V
		T _j = −55 °C	-	-	4.4	V
I _{DSS}	drain-source leakage current	V _{DS} = 160 V; V _{GS} = 0 V				
		T _j = 25 °C	-	0.05	10	μΑ
		T _j = 175 °C	-	-	500	μΑ
I _{GSS}	gate-source leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nΑ
R_{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 12 \text{ A}; Figure 7 and 8$				
		T _j = 25 °C	-	98	120	mΩ
		T _j = 175 °C	-	274	336	mΩ
Dynamic	characteristics					
Q _{g(tot)}	total gate charge	$I_D = 15 \text{ A}; V_{DD} = 160 \text{ V}; V_{GS} = 10 \text{ V};$	-	30.8	-	nC
Q _{gs}	gate-source charge	Figure 13	-	5	-	nC
Q _{gd}	gate-drain (Miller) charge		-	11.3	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	1380	-	pF
C _{oss}	output capacitance	Figure 11	-	145	-	pF
C _{rss}	reverse transfer capacitance		-	50	-	рF
t _{d(on)}	turn-on delay time	$V_{DD} = 100 \text{ V}; R_L = 5.6 \Omega;$	-	10	-	ns
t _r	rise time	$V_{GS} = 10 \text{ V}; R_G = 5.6 \Omega$	-	30	-	ns
t _{d(off)}	turn-off delay time		-	30	-	ns
t _f	fall time		-	37	-	ns
Source-c	drain diode					
V_{SD}	source-drain (diode forward) voltage	I _S = 20 A; V _{GS} = 0 V; Figure 12	-	0.86	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = 0 \text{ V}$	-	140	-	ns
Qr	recovered charge		_	680	-	nC

Product data





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.



 $T_j = 25$ °C and 175 °C; $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.






Fig 7. Drain-source on-state resistance as a function of drain current; typical values.



 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$


Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.

Product data




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




 $T_j = 25 \, ^{\circ}C; \, V_{DS} = 5 \, V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




 $V_{GS} = 0 V$; f = 1 MHz

Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



 T_i = 25 °C and 175 °C; V_{GS} = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.




 I_D = 15 A; V_{DD} = 40 V, 100 V and 160 V

Fig 13. Gate-source voltage as a function of gate charge; typical values.

Package outline

Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped)

SOT428



Product data

1. Measured from heatsink back to lead.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION		
SOT428		TO-252	SC-63		99-09-13 01-12-11	

Fig 14. SOT428 (D-PAK).

9397 750 12882



8. Revision history

Table 6: Revision history

Rev	Date	CPCN	Description
01	20040308	-	Product data (9397 750 12882)

9. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

10. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

11. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

12. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

9397 750 12882

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.

Fax: +31 40 27 24825

Contents

1	Product profile
1.1	Description
1.2	Features
1.3	Applications 1
1.4	Quick reference data1
2	Pinning information 1
3	Ordering information
4	Limiting values 2
5	Thermal characteristics 4
5.1	Transient thermal impedance 4
6	Characteristics 5
7	Package outline 9
8	Revision history
9	Data sheet status
10	Definitions
11	Disclaimers 11
12	Trademarks 11

© Koninklijke Philips Electronics N.V. 2004. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 08 March 2004 Document order number: 9397 750 12882

