# 5 V ECL Quint Differential Line Receiver

# MC10E116, MC100E116

### Description

The MC10E/100E116 is a quint differential line receiver with emitter-follower outputs. For applications which require bandwidths greater than that of the E116, the E416 device may be of interest.

Active current sources plus a deep collector feature of the MOSAIC III process provide the receivers with excellent common-mode noise rejection. Each receiver has a dedicated  $V_{CCO}$  supply lead, providing optimum symmetry and stability.

If both inverting and non-inverting inputs are at an equal potential of > -2.5 V, the receiver does *not* go to a defined state, but rather current-shares in normal differential amplifier fashion, producing output voltage levels midway between HIGH and LOW, or the device may even oscillate.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The 100 Series contains temperature compensation.

#### **Features**

- 500 ps Max. Propagation Delay
- V<sub>BB</sub> Supply Output
- Dedicated V<sub>CCO</sub> Pin for Each Receiver
- PECL Mode Operating Range: V<sub>CC</sub> = 4.2 V to 5.7 V with V<sub>EF</sub> = 0 V
- NECL Mode Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -4.2 V to -5.7 V
- Output Qs will default low when inputs are  $< V_{CC} 2.5 \text{ V}$
- Internal Input 50 kΩ Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- ESD Protection:
  - ♦ > 2 kV Human Body Model
  - ♦ > 200 V Machine Model
- Moisture Sensitivity: Level 3 (Pb-Free)
   (For Additional Information, see Application Note <u>AND8003/D</u>)
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 98 Devices
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

1



### ON Semiconductor®

www.onsemi.com



PLCC-28 FN SUFFIX CASE 776-02

#### **MARKING DIAGRAM\***



xxx = 10 or 100

A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package


\*For additional marking information, refer to Application Note <u>AND8002/D</u>.

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC10E116FNG	PLCC-28 (Pb-Free)	37 Units/Tube
MC100E116FNG	PLCC-28 (Pb-Free)	37 Units/Tube
MC100E116FNR2G	PLCC-28 (Pb-Free)	500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Downloaded from Arrow.com.



\* All  $V_{CC}$  and  $V_{CCO}$  pins are tied together on the die.

Warning: All  $V_{CC}$ ,  $V_{CCO}$ , and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout Assignment




Figure 2. Logic Diagram

#### **Table 1. PIN DESCRIPTION**

PIN	FUNCTION
$D_0, \overline{D_0} - D_4, \overline{D_4}$	ECL Differential Input Pairs
$Q_0, \overline{Q_0} - Q_4, \overline{Q_4}$	ECL Differential Output Pairs
$V_{BB}$	Reference Voltage Output.
V <sub>CC</sub> , V <sub>CCO</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply

#### **Table 2. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			±0.5	mA
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	PLCC-28 PLCC-28	63.5 43.5	°C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	PLCC-28	22 to 26	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. 10E SERIES PECL DC CHARACTERISTICS ( $V_{CCx} = 5.0 \text{ V}$ ,  $V_{EE} = 0.0 \text{ V}$  (Note 1))

			-40°C			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		29	35		29	35		29	35		29	35	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)				3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)				3050	3210	3370	3050	3210	3370	3050	3227	3405	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)				3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)				3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
V <sub>BB</sub>	Output Voltage Reference	3.57		3.7	3.57		3.7	3.65		3.75	3.69		3.81	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)				2.2		4.4	2.2		4.4	2.2		4.4	V
I <sub>IH</sub>	Input HIGH Current			200			200			200			200	μΑ
I <sub>IL</sub>	Input LOW Current				0.5	0.3		0.5	0.25		0.3	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary -0.46 V / +0.06 V. 2. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  -2.0 V. 3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

Table 4. 10E SERIES NECL DC CHARACTERISTICS ( $V_{CCx} = 0.0 \text{ V}$ ;  $V_{EE} = -5.0 \text{ V}$  (Note 1))

			-40°C			0°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		29	35		29	35		29	35		29	35	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)				-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)				-1950	-1790	-1630	-1950	-1790	-1630	-1950	-1773	-1595	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)				-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)				-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
$V_{BB}$	Output Voltage Reference	-1.43		-1.3	-1.13		-1.30	-1.35		-1.25	-1.31		-1.19	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)				-2.8		-0.6	-2.8		-0.6	-2.8		-0.6	V
I <sub>IH</sub>	Input HIGH Current			200			200			200			200	μΑ
I <sub>IL</sub>	Input LOW Current				0.5	0.3		0.5	0.065		0.3	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with V $_{CC}$ . V $_{EE}$  can vary -0.46 V / +0.06 V. 2. Outputs are terminated through a 50  $\Omega$  resistor to V $_{CC}$  2.0 V.
- 3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

Table 5. 100E SERIES PECL DC CHARACTERISTICS (V<sub>CCx</sub> = 5.0 V, V<sub>EE</sub> = 0.0 V (Note 1))

			-40°C			0°C 25°C				85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		29	35		29	35		29	35		29	35	mA
I <sub>EE</sub>	Power Supply Current		29	35		29	35		29	35		29	40	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)				3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)				3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)		3975		3835	3975	4120	3835	3975	4120	3835	3975	4120	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)		3355		3190	3355	3525	3190	3355	3525	3190	3355	3525	mV
V <sub>BB</sub>	Output Voltage Reference	3.62		3.74	3.64		3.75	3.62		3.74	3.62		3.74	V
V <sub>IHCMR</sub>	Input HIGH Voltage Com- mon Mode Range (Differential Configuration) (Note 3)				2.2		4.4	2.2		4.4	2.2		4.4	V
I <sub>IH</sub>	Input HIGH Current			200			200			200			200	μΑ
I <sub>IL</sub>	Input LOW Current				0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary  $-0.46~\text{V}\,/$  +0.8 V.
- 2. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  2.0 V. 3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

Table 6. 100E SERIES NECL DC CHARACTERISTICS (V<sub>CCx</sub> = 0.0 V; V<sub>EE</sub> = -5.0 V (Note 1))

			-40°C			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Unit									
I <sub>EE</sub>	Power Supply Current		29	35		29	35		29	35		29	40	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)				-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)				-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)		-1025		-1165	-1025	-880	-1165	-1025	-880	-1165	-1025	-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)		-1645		-1810	-1645	-1475	-1810	-1645	-1475	-1810	-1645	-1475	mV
V <sub>BB</sub>	Output Voltage Reference	-1.38		-1.26	-1.38		-1.25	-1.38		-1.26	-1.38		-1.26	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)				-2.8		-0.6	-2.8		-0.6	-2.8		-0.6	V
I <sub>IH</sub>	Input HIGH Current			200			200			200			200	μΑ
Ι <sub>ΙL</sub>	Input LOW Current				0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary -0.46~V / +0.8~V.
- 2. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  2.0 V. 3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

Table 7. AC CHARACTERISTICS (V<sub>CCx</sub>= 5.0 V; V<sub>EE</sub> = 0.0 V or V<sub>CCx</sub> = 0.0 V; V<sub>EE</sub> = -5.0 V (Note 1))

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>MAX</sub>	Maximum Toggle Frequency		800			800			800		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output D (Differential Configuration) D (Single-Ended)	150 150	300 300	500 550	200 150	300 300	450 500	200 150	300 300	450 500	ps
t <sub>skew</sub>	Within-Device Skew (Note 2)		50			50			50		ps
t <sub>skew</sub>	Duty Cycle Skew (Note 3) t <sub>PLH</sub> - t <sub>PHL</sub>		±10			±10			±10		ps
t <sub>JITTER</sub>	Random Clock Jitter (RMS)		< 1			< 1			< 1		ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration)	150			150			150			mV
t <sub>r</sub> /t <sub>f</sub>	Rise/Fall Time 20-80%	250	375	625	275	375	575	275	375	575	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. 10 Series:  $V_{EE}$  can vary -0.46 V / +0.06 V. 100 Series:  $V_{EE}$  can vary -0.46 V / +0.8 V.
- 2. Within-device skew is defined as identical transitions on similar paths through a device.
- 3. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices


ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




#### 28 LEAD PLCC CASE 776-02 **ISSUE G**


**DATE 06 APR 2021** 







⊕ | 0.007 (0.180) M | T | L-M S | N S Z ⊕ 0.007 (0.180) M T L-MS N S Ε ☐ 0.004 (0.100) \_T\_ SEATING PLANE G1 VIEW S



### VIEW S

#### NOTES:

0.010 (0.250) T L-M N S

- OTES:

  1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.

  2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.

  3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PFR SIFE
- 0.010 (0.250) PER SIDE.

  4. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  5. CONTROLLING DIMENSION: INCH.
- 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE
- PLASTIC BODY.

  7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	1110	IILU	IVIILLEIIV	LILIIO
DIM	MIN	MAX	MIN	MAX
Α	0.485	0.495	12.32	12.57
В	0.485	0.495	12.32	12.57
С	0.165	0.180	4.20	4.57
Е	0.090	0.110	2.29	2.79
F	0.013	0.021	0.33	0.53
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	
K	0.025		0.64	
R	0.450	0.456	11.43	11.58
U	0.450	0.456	11.43	11.58
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Υ		0.020		0.50
Z	2 °	10°	2 °	10°
G1	0.410	0.430	10.42	10.92
K1	0.040		1.02	

INCHES

MILLIMETERS

### **GENERIC** MARKING DIAGRAM\*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98ASB42596B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (	
DESCRIPTION:	28 LEAD PLCC		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 $\Diamond$