

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FAN8841

Dual Half-Bridge Piezoelectric Driver with Step-up DC-DC Converter

## Features

## Step-up DC-DC Converter

- Integrated Step-up Power Switch up to 36 V
- Wide Operating Voltage Range of 2.7 to 5.5 V
- Adjustable Step-up Output Voltage by $\mathrm{V}_{\text {CoN }}$
- Adjustable Step-up Switch Current Limit
- Zero Current Detector (ZCD)
- Internal Soft-Start
- Built-in Protection Circuit
- Under-Voltage Protection (UVP)
- Over-Voltage Protection (OVP)


## Piezo Actuator Driver

- Integrated Half-Bridge Switches ( $\mathrm{V}_{\mathrm{DS}}=75 \mathrm{~V}$ )
- Dual Half-Bridge Piezoelectric Driver
- Built-in Shutdown Function

Package Information

- Small $4.0 \mathrm{~mm} \times 4.0 \mathrm{~mm}$ MLP


## Applications

- Piezoelectric Actuator


## Description

The FAN8841 is a single-chip piezoelectric actuator driver consisting of a step-up DC-DC converter with integrated 36 V boost switch and the dual half-bridge output stages. The step-up DC-DC converter operates in Critical Conduction Mode (CRM) in order to reduce switching loss at the DC-DC converter for high efficiency. It is optimized to work in a coupled-inductor configuration to provide output voltages in excess of 60 V. The step-up DC-DC converter has a soft-start capability that limits the inrush current during startup. Over-voltage protection and over-current protection are included. Under-voltage protection is used to disable the dual half-bridge gate driver when the step-up DC-DC converter output voltage is lower than the specified threshold voltage. The boost voltage is set using external resistors and analog voltage at the $\mathrm{V}_{\text {CON }}$ pin and step-up current limit is programmable via the external resistor at the OCP pin. The output Half-bridge is integrated with 75 V P - and N -channel for the piezoelectric actuator driving. An open drain Fault-out (FO) signal indicates if an abnormal over-voltage has occurred.

## Ordering Information

| Part Number | Operating <br> Temperature Range | Package | Packing Method |
| :---: | :---: | :---: | :---: |
| FAN8841MPX | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24-Lead, $4.0 \mathrm{~mm} \times 4.0 \mathrm{~mm}$ Molded Leadless <br> Package (MLP) | Tape \& Reel |

## Typical Application



Figure 1. Typical Application Circuit for Piezo Actuator Driver
Block Diagram


Figure 2. Block Diagram

## Pin Configuration



Figure 3. Pin Assignment

## Pin Definitions

| Pin \# | Name |  |
| :---: | :---: | :--- |
| 1,2 | PGND1 | Power Ground 1. It is connected to the source of the step-up switch. |
| 3 | VDD $^{\prime}$ | Power supply of step-up DC-DC converter. |
| 4 | SGND | Signal Ground. The signal ground for step-up DC-DC converter circuitry. |
| 5 | ZCD | The input of the Zero Current Detection |
| 6 | FB | Step-up DC-DC converter output voltage feedback input. |
| 7 | COMP | Output of the transconductance error amplifier. |
| 8 | OCP | Sets Step-up DC-DC converter current limit |
| 9 | FO | Fault Output. |
| 10 | EN | Enable pin to turn on and off the overall system. (Active Low Shutdown Mode). |
| 11 | IN1 | Logic input for Half-Bridge 1 |
| 12 | IN2 | Logic input for Half-Bridge 2 |
| 13 | SD | Shutdown input for H-Bridge 1 and 2. (Active Low Shutdown Mode). |
| 14 | VCoN | Control input for output voltage of step-up DC-DC converter |
| 15 | AGND | Analog Ground. The signal ground for H-bridge driver circuitry |
| 16,17 | VDRV | Power supply of each H-bridge driver |
| 18 | PGND2 | Power Ground 2. The power ground for Half-bridge driver |
| 19 | NC | Not Connected |
| 20 | OUT2 | Output for Half-bridge 2 |
| 21 | OUT1 | Output for Half-bridge 1 |
| 22 | NC | Not Connected |
| 23,24 | LX | Switch Node. This pin is connected to the inductor. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DRV }}$ | DC Link Input Voltage Drain-Source Voltage of each MOSFET |  |  | 75 | V |
| $V_{\text {DD }}$ | DC Supply Voltage for DC-DC Converter |  | -0.3 | 5.5 | V |
| $\mathrm{V}_{\text {INPUT }}$ | EN, SD, IN1, IN2, FB and COMP to SGND and AGND |  | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {CON }}$ | $V_{\text {con }}$ to SGND |  | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| VLX | LX to PGND |  | -0.3 | 40 | V |
| $P_{\text {D }}$ | Power Dissipation ${ }^{(2)}$ | 1S0P with thermal vias ${ }^{(3)}$ |  | 0.98 | W |
|  |  | 1S2P with thermal vias ${ }^{(4)}$ |  | 2.9 |  |
| $\theta_{\text {JA }}$ | Thermal Resistance Junction-Air ${ }^{(1)}$ | 1SOP with thermal vias ${ }^{(3)}$ |  | 127 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 1S2P with thermal vias ${ }^{(4)}$ |  | 43 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Ambient Temperature Range |  | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| TJ | Operating Junction Temperature |  | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature Range |  | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Electrostatic Discharge Capability | Human Body Model, JESD22-A114 |  | 2 | KV |
|  |  | Charged Device Model, JESD22-C101 |  | 500 | V |

## Notes:

1. All voltage values, except differential voltages, are given with respect to SGND, AGND and PGND pin.
2. JEDEC standard: JESD51-2, JESD51-3. Mounted on $76.2 \times 114.3 \times 1.6 \mathrm{~mm}$ PCB (FR-4 glass epoxy material).
3. 1 SOP with thermal via: one signal layer with zero power plane and thermal via.
4. 1S2P with thermal via: one signal layer with two power plane and thermal via.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DRV }}$ | Supply Voltage for Half-Bridge Driver | 13 | 60 | V |
| $\mathrm{~V}_{\mathrm{Lx}}$ | Boost Switch Voltage |  | 36 | V |
| $\mathrm{~V}_{\text {CON }}$ | Output Voltage Control of DC-DC Converter | 0.1 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Voltage for DC-DC Converter | 2.8 | 5.0 | V |
| $\mathrm{R}_{\mathrm{OCP}}$ | Current Limit Control Resistor | 3.3 | 150 | $\mathrm{k} \Omega$ |

Electrical Characteristics
$V_{D D}=3.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DRV}}=60 \mathrm{~V}$, and $\mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Section |  |  |  |  |  |  |
| $l_{\text {Q, DD }}$ | Quiescent Current for $\mathrm{VDD}^{(5)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{COMP}}=\mathrm{V}_{\mathrm{DD}}, \\ & \mathrm{~V}_{\mathrm{FB}}=1.0 \mathrm{~V}, \mathrm{~V}_{I N 1}=\mathrm{V}_{\mathbb{I N} 2}=0 \mathrm{~V} \end{aligned}$ |  | 800 | 1200 | $\mu \mathrm{A}$ |
| $I_{\text {Q, DRV }}$ | Quiescent Current for V ${ }_{\text {DRV }}$ |  |  | 400 | 800 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SD,DD }}$ | Shutdown Current for V $\mathrm{DD}^{\text {d }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DRV}}=3 \mathrm{~V} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IsD,DRV | Shutdown Current for $\mathrm{V}_{\text {DRV }}$ |  |  | 8 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {dDStart }}$ | Start Threshold Voltage |  | 2.6 | 2.7 | 2.8 | V |
| $V_{\text {DDUVHYs }}$ | V ${ }_{\text {DD }}$ UVLO Hysteresis Voltage |  | 0.10 | 0.2 |  | V |
| Error Amplifier Section |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.99 | 1.00 | 1.01 | V |
| $\mathrm{I}_{\text {FB }}$ | FB pin Bias Current | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V} \sim 2 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{V}_{\mathrm{FB} 1}$ | Feedback Voltage Line Regulation ${ }^{(6)}$ | $2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<5 \mathrm{~V}$, |  | 0.5 | 1.5 | \%/V |
| $\mathrm{G}_{\mathrm{m}}$ | Transconductance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 800 |  | $\mu \mathrm{mho}$ |
| Zero Current Detect Section |  |  |  |  |  |  |
| $V_{\text {ZCD }}$ | Input Voltage Threshold ${ }^{(7)}$ |  | 1.65 | 1.83 | 2.00 | V |
| $\mathrm{V}_{\text {clamph }}$ | Input High Clamp Voltage | $\mathrm{I}_{\mathrm{DET}}=2.3 \mathrm{~mA}$ | 3.0 | 3.5 | 4.0 | V |
| $\mathrm{V}_{\text {cLampl }}$ | Input Low Clamp Voltage | $\mathrm{I}_{\text {DET }}=-2.3 \mathrm{~mA}$ | -0.30 | 0.12 | 0.50 | V |
| $\mathrm{I}_{\text {CCD,SR }}$ | Source Current Capability |  |  |  | -2.3 | mA |
| $\mathrm{I}_{\text {zCD,SK }}$ | Sink Current Capability |  |  |  | 2.3 | mA |
| tzcD, D | Delay From ZCD to Output Turn-On ${ }^{(7)}$ |  |  | 50 | 200 | ns |
| Maximum On-Time Section |  |  |  |  |  |  |
| ton,max | Maximum On-Time |  | 15 | 25 | 35 | $\mu \mathrm{s}$ |
| Soft-Start Timer Section |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ss }}$ | Internal Soft-Start |  | 16 | 28 | 40 | ms |
| Restart / Maximum Switching Frequency Limit Section |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RST }}$ | Restart Timer |  | 15 | 25 | 35 | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Switching Frequency ${ }^{(7)}$ |  |  | 900 | 1000 | KHz |

## Notes:

5. This is only the $V_{D D}$ current consumption with no switching condition. It does not include gate-drive current.
6. The line regulation is calculated based on $\frac{\Delta V_{\text {OUT }}}{\Delta V_{I N}} \times \frac{1}{V_{\text {OUT }}}$.
7. This parameter, although guaranteed by design, is not tested in production.

## Electrical Characteristics

$V_{D D}=3.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DRV}}=60 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Typical values $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit Comparator Section |  |  |  |  |  |  |
| locp | OCP Trip Current | $\mathrm{R}_{\text {OCP }}=3.3 \mathrm{~K} \Omega, \mathrm{~V}_{\text {DD }}=3.3 \mathrm{~V}$ | 1.85 | 2.00 | 2.15 | A |
|  |  | $\mathrm{R}_{\text {OCP }}=22 \mathrm{~K} \Omega, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 0.9 | 1.0 | 1.1 | A |
| tcs_blank | Comparator Leading-Edge Blanking Time ${ }^{(8)}$ |  | 80 | 130 | 180 | ns |


| p-up | ut Control Section |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICON | Internal Current Source for $\mathrm{V}_{\text {CON }}$ Pin | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 9.0 | 10 | 11 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CON+ }}$ | Positive Going Threshold Voltage ${ }^{(8)}$ |  |  | 1.0 |  | V |
| $\mathrm{V}_{\text {CON }}$ | Negative Going Threshold Voltage ${ }^{(8)}$ |  |  | 0.1 |  | V |

## Step-up Switch Section

| $\mathrm{R}_{\text {DSON }}$ | N-Channel On Resistance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.2 | 0.5 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILK_LX | LX Leakage Current | $\mathrm{V}_{\mathrm{Lx}}=36 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Logic (EN, IN1,IN2, SD) Section |  |  |  |  |  |  |
| Vinput+ | Input Logic High Threshold Voltage |  | 1.34 |  |  | V |
| $\mathrm{V}_{\text {InPut- }}$ | Input Logic Low Threshold Voltage |  |  |  | 0.5 | V |
| Infut- | Input Low Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $l_{\text {InPUT }+}$ | Input High Current | $\mathrm{V}_{\text {EN }}=\mathrm{V}_{\mathrm{DD}}$ | 16 | 24 | 32 | $\mu \mathrm{A}$ |
| Rinput | Input Logic Pull-Down Resistance | $\mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {INPUT }}=3 \mathrm{~V}$ |  | 125 |  | $\mathrm{K} \Omega$ |

## Full-Bridge Switch Section

| $R_{\text {Ds }, \text { ONP }}$ | Output Upper-Side On Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 3.0 | 5.0 | $\Omega$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{R}_{\mathrm{Ds}, \mathrm{ONN}}$ | Output Low-Side On Resistance |  |  | 3.0 | 5.0 | $\Omega$ |
| ton | Turn-on Propagation Delay Time | $\mathrm{V}_{\mathrm{DRV}}=30 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 300 |  | ns |
| toff | Turn-off Propagation Delay Time |  | 330 |  | ns |  |

Protection (UVP, and OVP )


Note:
8. This parameter, although guaranteed by design, is not tested in production.

## Design Consideration Information

Figure 4 shows the timing chart for overall system.


Figure 4. Timing Chart of Overall System
Table 1. Operating Modes

| Input |  |  |  | Output |  | Mode |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN1 | IN2 | EN | SD | OUT1 | OUT2 | State | DC-DC | H-Bridge |
| X | X | L | X | L | L | A | Whole System Disable |  |
| X | X | H | L | L | L | E | Active | Disable |
| L | L | H | H | L | L | D | Normal Operation |  |
| L | H |  |  | L | H |  |  |  |
| H | L |  |  | $\begin{aligned} & \mathrm{H} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \hline \end{aligned}$ |  |  |  |

## Notes:

9. X: Don't care (L or H).
10. EN: Whole system is disable mode when EN is LOW state.
11. Soft-start duration: $\mathbf{C}$, under-voltage condition of $\mathrm{V}_{\mathrm{DRV}}$ : $\mathbf{B}$.

## Typical Performance Characteristics



Figure 5. Reference Voltage vs. Temperature


Figure 7. $\quad V_{D D}$ Threshold vs. Temperature


Figure 9. Quiescent Current for $V_{D D}$ \& $V_{D R V}$ vs. Temperature


Figure 11. Operating Current for $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DRV}}$, \& $\mathrm{V}_{\mathrm{IN}}$


Figure 6. Shutdown Current for $\mathrm{V}_{\mathrm{DD}}$ \& $\mathrm{V}_{\mathrm{DRV}}$ vs. Temperature


Figure 8. $\quad V_{\text {con }}$ Current vs. Temperature


Figure 10. OCP Current vs. Temperature


Figure 12. ZDC Clamp Voltage vs. Temperature

## vs. Temperature <br> Typical Performance Characteristics (Continued)



Figure 13. Maximum On-Time vs. Temperature


Figure 15. Restart-Time vs. Temperature


Figure 17. Soft-Start Time vs. Temperature


Figure 19. Enable(EN) Threshold Voltage vs. Temperature


Figure 14. OVP (FB) vs. Temperature


Figure 16. INPUT Threshold vs. Temperature


Figure 18. INPUT Logic Current vs. Temperature


Figure 20. V ${ }_{\text {DRV }}$ UVP Threshold Voltage vs. Temperature

Typical Performance Characteristics (Continued)


Figure 21. Half-Bridge Switch R ${ }_{\text {Dson }}$ vs. Temperature


Figure 23. OUT1/2 Delay vs. $\mathrm{V}_{\mathrm{DRv}}$


Figure 25. locP vs. $R_{\text {OCP }}$


Figure 22. Boost Switch R Dson $^{\text {vs. Temperature }}$


Figure 24. \% of OUT Amplitude vs. $\mathrm{V}_{\text {CON }}$

## Functional Description

The FAN8841 has a basic PWM controller for Step-up DC-DC converter topology in Critical Conduction Mode (CRM) and integrated Dual half-bridge drivers. To increase efficiency of the DC-DC converter, FAN8841 has a Zero Current Detection (ZCD) function for CRM control. It can reduce Step-up DC-DC converter switching loss at MOSFET turn on time. The FAN8841 Step-up DC-DC converter supports output voltage up to 36 V with the use of a commercial inductor since the absolute maximum voltage of internal switching FET $V_{D S}$ is 40 V . If the use requires a driving voltage higher than 36 V , it is recommended to use a coupled inductor, since the internal half-bridge absolute maximum voltage is 75 V .

The device architecture is that of a current mode controller with an internal sensing resistor connected in series with the NMOS switch. The voltage at the feedback pin tracks the output voltage at the cathode of the external Schottky diode. The internal error amplifier amplifies the difference between the feedback voltage and the internal reference voltage. Its error signal is applied to the input of a compensator and is compared to the current of the main switch which produces the appropriate duty cycle of the main switch in the inner loop. The amplified error voltage serves as a reference voltage to the internal PWM comparator. The PWM comparator resets the latch when the RAMP generator signal meets the error amp output level. The ZCD signal sets the latch and the SR latch turns on the FET switch. Since the comparator input contains information about the output voltage and the control loop is arranged to form a negative feedback loop, the value of the peak inductor current is adjusted to the driving power.
Every time the latch is reset, the FET is turned off and the current flow through the switch is terminated. The latch can be reset by other events as well. Over-current condition is monitored by the current limit comparator which resets the latch and turns off the switch instantaneously within each clock cycle.

## Soft Startup

The FAN8841 has a Soft Startup function to prevent inrush current during the Step-up DC-DC converter startup. When the EN pin voltage goes HIGH from LOW, the Step-up DC-DC converter is turned on, the COMP is pre-charged, and inverting input of the internal error amplifier reference voltage starts up gradually with regular slope. This time is typically 28 ms at the maximum $\mathrm{V}_{\text {CON }}$.

## Adjustable V $_{\text {DRV }}$ Voltage (V ${ }_{\text {con }}$ Control)

The FAN8841 can control the Step-up DC-DC converter output voltage without changing the resistive feedback divider using the $\mathrm{V}_{\text {CON }}$ pin. The $\mathrm{V}_{\text {CON }}$ is controlled directly by the external DC voltage or external resistance value. $\mathrm{V}_{\text {con }}$ control range is fixed from 0.1 to 1.0 V . If $\mathrm{V}_{\text {con }}$ voltage decreases below 0.1 V or increases higher than $1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DRV}}$ voltage fixed on minimum or maximum voltage due to the internal clamp level. If the user wants a fixed $V_{\text {DRV }}$ voltage, it is
recommended that the $\mathrm{V}_{\text {CON }}$ pin is connected with $\mathrm{V}_{\mathrm{DD}}$ voltage.

## Zero Current Detection (ZCD)

The Step-up DC-DC converter of the FAN8841 operates in CRM method with ZCD function. The ZCD is detected instantly when the inductor current goes to zero voltage switching operation. Once the boost inductor current becomes zero, the output capacitor of the main FET (Coss) and the magnetizing inductor of the coupled inductor (L1) resonate together, and the drain voltage of the main switch decreases, as shown in Figure 26. Since the ZCD pin can be connected to the switching diode anode, the FAN8841 detects when the diode anode voltage reaches its minimum value directly. The threshold voltage to detect the anode voltage inside the ZCD pin is typically 1.83 V . Therefore, the next switching begins after the anode voltage reaches 1.83 V , and has a 200 ns maximum delay to the next gate turn-on.


Figure 26. Waveforms for ZCD
The resistor $\mathrm{R}_{\mathrm{ZCD}}$ is obtained as follows:

$$
\begin{equation*}
R_{Z C D} \geq \frac{\left(V_{D R V}+0.7\right)-V_{C L A M P H}}{I_{Z C D}} \tag{1}
\end{equation*}
$$

## Over-Current Protection (OCP)

The Over-Current Protection (OCP) function of the FAN8841 limits the inductor peak current of the Step-up DC-DC converter via an external resistor Rocp. The adjustable current limit should be less than the rated saturation limit of the inductor by the user to avoid the damage to both the inductor and FAN8841.

## $V_{\text {DRV }}$ Under-Voltage Protection

The driving voltage of the internal dual Half-bridge is received from the $\mathrm{V}_{\text {DRV }}$ pin. The internal 5 V LDO for driving the internal gate driver is also received from the $V_{\text {DRV }}$ pin. For supplying a stable power to the internal gate driver, $V_{\text {DRV }}$ has an under-voltage protection function. If the $\mathrm{V}_{\mathrm{DRV}}$ voltage is less than 11 V typically, during normal operation, the internal gate driver is turned off. When the V $\mathrm{V}_{\mathrm{DV}}$ voltage exceeds 12 V typically, the internal gate driver is turned on.

## Over-Voltage Protection (OVP)

The FAN8841 features a unique $\mathrm{V}_{\mathrm{DRV}}$ monitoring to maximize the safety when the feedback voltage is higher than the specified threshold voltage. The OVP comparator shuts down the output drive block when the voltage of the FB pin is higher than 1.1 V .

At the normal operating condition, Fault Out signal maintains on $V_{D D}$ voltage, but the abnormal over-voltage has occurred at $V_{\text {DRV }}$, Fault Out signal goes low during typ. $20 \mu \mathrm{~s}$.

## Application information

## Setting the Output Voltage

The internal reference is 1.0 V (Typical) and it controlled by the $\mathrm{V}_{\text {CoN }}$ voltage. The output voltage is divided by the external resistor divider, $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ to the FB pin. The output voltage is given by:

$$
\begin{equation*}
V_{D R V}=V_{R E F}\left(1+\frac{R_{F B 1}}{R_{F B 2}}\right) \tag{2}
\end{equation*}
$$



Figure 27. Feedback Circuit

## Inductor Selection

To prevent the absolute maximum voltage in the operating condition, the switching voltage $\mathrm{V}_{\mathrm{Lx}}$ should be lower than 36 V, as shown in Figure 28.


Figure 28. Schematic of Coupled Inductor Boost Converter
$V_{L X}$ is determined by the output voltage, input voltage and coupled inductor turn ratio. The $V_{L x}$ voltage is calculated as follows:

$$
\begin{equation*}
V_{L X}=V_{I N P U T}+\frac{V_{O}-V_{\text {INPUT }}}{n+1}=\frac{V_{O}+n V_{\text {INPUT }}}{n+1} \tag{3}
\end{equation*}
$$

Therefore, the turn's ratio can be easily obtained as the following equations:

$$
\begin{equation*}
n=\frac{V_{O}-V_{L X}}{V_{L X}-V_{\text {INPUT }}} \tag{4}
\end{equation*}
$$

To determine the turn's ratio, the input voltage variation has to be considered as well.

The inductor parameters are directly related to the device performance, saturation current and DC resistance. The lower the DC resistance, the higher efficiency. Usually a trade-off between inductor size, cost and overall efficiency is needed to make the optimum choice.

The inductor saturation current should be rated around 2 A at maximum power in the FAN8841. If to use a low saturation current inductor under 2 A due to inductor size, it is possible using the OCP level control.


Figure 29. Current Waveform
In CRM operation, the inductance can be obtained from the slope of the inductor current, as shown in Figure 29. During FET turn off period, the inductor current flows through the diode. The diode peak current is expressed as follows:

$$
\begin{equation*}
I_{D, P K}=\frac{2 I_{\text {OUT }}}{1-d} \tag{5}
\end{equation*}
$$

And then, the peak current of the main switch is obtained as follows:

$$
\begin{equation*}
I_{P K}=\frac{2 I_{\text {OUT }}(1+n)}{1-d} \text {, or } I_{P K}=\frac{V_{I N P U T}}{L_{1}} d T_{S} \tag{6}
\end{equation*}
$$

The inductance value obtained as follows:

$$
\begin{equation*}
L_{1}=\frac{V_{I N P U T} d T_{S}}{I_{P K}}=\frac{V_{\text {INPUT }} d(1-d) T_{S}}{2 I_{\text {OUT }}(1+n)} \tag{7}
\end{equation*}
$$

If a user wants a commercial inductor at output voltage under 35 V condition, n (turns ratio at using coupled inductor) should be substituted the value zero, (turns ratio at using coupled inductor).

## Output Capacitor Selection

The value of the output capacitor can be selected based on the output voltage ripple requirements. Without consideration of the effect of Equivalent Series Resistance (ESR) as output capacitors, the output voltage ripple in a peak-to-peak manner is obtained as follows:

$$
\begin{equation*}
V_{\text {ripple,pp }}=\frac{\left(2 d+\frac{(1-d)^{2}}{2}\right) \cdot I_{\text {OUT }} \cdot T_{S}}{2 C_{o}} \tag{8}
\end{equation*}
$$

where $\mathrm{V}_{\text {ripple,pp }}$ is the output voltage ripple in peak-topeak manner. Therefore, the output capacitance can be selected with the given output voltages ripple specification as follows:

$$
\begin{equation*}
C_{o} \geq \frac{\left(2 d+\frac{(1-d)^{2}}{2}\right) \cdot I_{\text {OUT }} \cdot T_{S}}{2 V_{\text {ripple,pp }}} \tag{9}
\end{equation*}
$$

## Diode Selection

The external diode used for the rectification is usually a Schottky diode. It's average forward current and reverse voltage maximum ratings should exceed the load current and the voltage at the output of the converter respectively.
A care should be taken to avoid any short circuit of $\mathrm{V}_{\text {Out }}$ to GND, even with the IC disabled, since the diode can be instantly damaged by the excessive current.


BOTTOM VIEW PIN ONE OPTIONS

## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WGGD-6.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
D. LAND PATTERN IPC REFERENCE : QFN50P400X400X80-25W6N.
E. DRAWING FILENAME: MKT-MLP24Erev5.

BOTTOM VIEW



#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

