

14-Bit Binary Counter and Oscillator

MC14060B

The MC14060B is a 14–stage binary ripple counter with an on–chip oscillator buffer. The oscillator configuration allows design of either RC or crystal oscillator circuits. Also included on the chip is a reset function which places all outputs into the zero state and disables the oscillator. A negative transition on Clock will advance the counter to the next state. Schmitt trigger action on the input line permits very slow input rise and fall times. Applications include time delay circuits, counter controls, and frequency dividing circuits.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

Features

- Fully Static Operation
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Buffered Outputs Available from Stages 4 Through 10 and 12 Through 14
- Common Reset Line
- Pin-for-Pin Replacement for CD4060B
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} +0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
T_L	Lead Temperature (8 Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C from 65°C To 125°C.

1




SOIC-16 D SUFFIX CASE 751B




TSSOP-16 DT SUFFIX CASE 948F

PIN ASSIGNMENT



MARKING DIAGRAMS



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

Downloaded from Arrow.com.

Table 1. Truth Table

Clock	Reset	Output State
H ~	LLH	No Change Advance to Next State All Outputs are Low

X = Don't Care




Figure 1. Logic Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14060BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14060BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14060BDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			-55	5°C	25°C			125	5°C	
Symbol	Characteristic	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
V _{OL}	Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	V
V _{OH}	V _{in} = 0 or V _{DD} "1" Level	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	V
V _{IL}	Input Voltage "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{ V})$ $(V_O = 9.0 \text{ or } 1.0 \text{ V})$ $(V_O = 13.5 \text{ or } 1.5 \text{ V})$	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	V
V _{IH}	$(V_O = 0.5 \text{ or } 4.5 \text{ V})$ "1" Level $(V_O = 1.0 \text{ or } 9.0 \text{ V})$ $(V_O = 1.5 \text{ or } 13.5 \text{ V})$	5.0 10 15	3.5 7.0 11.0	- - -	3.5 7.0 11.0	2.75 5.50 8.25	1 1 1	3.5 7.0 11.0	1 1 1	V
V _{IL}		5.0 10 15	- - -	1.0 2.0 2.5	- - -	2.25 4.50 6.75	1.0 2.0 2.5	- - -	1.0 2.0 2.5	Vdc
V _{IH}	$(V_O = 0.5 \text{ Vdc})$ "1" Level $(V_O = 1.0 \text{ Vdc})$ $(V_O = 1.5 \text{ Vdc})$	5.0 10 15	4.0 8.0 12.5	- - -	4.0 8.0 12.5	2.75 5.50 8.25	- - -	4.0 8.0 12.5	- - -	Vdc
I _{OH}	Output Drive Current	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	- 1.7 - 0.36 - 0.9 - 2.4	- - -	mA
I _{OL}	$(V_{OL} = 0.4 \text{ V})$ Sink $(V_{OL} = 0.5 \text{ V})$ $(V_{OL} = 1.5 \text{ V})$	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mA
I _{in}	Input Current	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μΑ
C _{in}	Input Capacitance (V _{in} = 0)	ı	-	_	-	5.0	7.5	-	-	pF
I _{DD}	Quiescent Current (Per Package)	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μΑ
I _T	Total Supply Current (Notes 3, 4) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	5.0 10 15	$I_{T} = (0.25 \ \mu\text{A/kHz}) \ f + I_{DD}$ $I_{T} = (0.54 \ \mu\text{A/kHz}) \ f + I_{DD}$ $I_{T} = (0.85 \ \mu\text{A/kHz}) \ f + I_{DD}$					μА		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L – 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} – V_{SS}) in volts, f in kHz is input frequency, and k = 0.002.

SWITCHING CHARACTERISTICS ($C_L = 50 \ pF, \ T_A = 25^{\circ}C$)

Symbol	Characteristic	V _{DD} Vdc	Min	Typ (Note 5)	Max	Unit
t _{TLH}	Output Rise Time (Counter Outputs)	5.0 10 15	- - -	40 25 20	200 100 80	ns
t _{THL}	Output Fall Time (Counter Outputs)	5.0 10 15	- - -	50 30 20	200 100 80	ns
t _{PLH} t _{PHL}	Propagation Delay Time Clock to Q4	5.0 10 15	- - -	415 175 125	740 300 200	ns
	Clock to Q14	5.0 10 15	- - -	1.5 0.7 0.4	2.7 1.3 1.0	μs
t _{wH}	Clock Pulse Width	5.0 10 15	100 40 30	65 30 20	- - -	ns
f_{ϕ}	Clock Pulse Frequency	5.0 10 15	- - -	5 14 17	3.5 8 12	MHz
t _{TLH} t _{THL}	Clock Rise and Fall Time	5.0 10 15		No Limit		ns
t _w	Reset Pulse Width	5.0 10 15	120 60 40	40 15 10	- - -	ns
t _{PHL}	Propagation Delay Time Reset to On	5.0 10 15	- - -	170 80 60	350 160 100	ns

^{5.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Power Dissipation Test Circuit and Waveform





Figure 2. Switching Time Test Circuit and Waveforms



$$f \approx \frac{1}{2.3 \, \text{R}_{\text{tc}} \text{C}_{\text{tc}}}$$

if 1 kHz \leq f \leq 100 kHz and 2R_{tc} < R_S < 10R_{tc} (f in Hz, R in ohms, C in farads)

The formula may vary for other frequencies. Recommended maximum value for the resistors in 1 $M\Omega.$

Figure 3. Oscillator Circuit Using RC Configuration

TYPICAL RC OSCILLATOR CHARACTERISTICS




Figure 4. RC Oscillator Stability




Figure 5. RC Oscillator Frequency as a Function of R_{TC} and C





Figure 6. Typical Crystal Oscillator Circuit

Table 2. Typical Data for Crystal Oscillator Circuit

Characteristic	500 kHz Circuit	32 kHz Circuit	Unit
Crystal Characteristics Resonant Frequency Equivalent Resistance, R _S	500 1.0	32 6.2	kHz kΩ
External Resistor/Capacitor Values RO CT CS	47 82 20	750 82 20	kΩ pF pF
Frequency Stability Frequency Changes as a Function of V _{DD} (T _A = 25°C) V _{DD} Change from 5.0 V to 10 V V _{DD} Change from 10 V to 15 V Frequency Change as a Function of Temperature (V _{DD} = 10 V) T _A Change from - 55°C to +25°C Complete Oscillator (Note 6) T _A Change from + 25°C to +125°C Complete Oscillator (Note 6) (Note 6)	+6.0 +2.0 +100	+2.0 +2.0 +120 -560	ppm ppm ppm

6. Complete oscillator includes crystal, capacitors, and resistors.



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
	COLLECTOR		CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DY		
2.	BASE		ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER		ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.			NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3		
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOLDER	RING FOOTPRINT
14.			NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDER	IIII FOOTFAINT
15.	EMITTER			15.	EMITTER, #4	15.	BASE, #1		8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	4	— 6.40 — >
								-	0.10
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				, 1 1
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPUT	7)		. 🗀 1	16
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT			↓ — ·	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,			
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	7)		16X	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT			.58 J	' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT		U	.50	ı —
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH `	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	7)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT	ń			
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT	ń			
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT	7)			— ↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u> </u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
	*							□ 8	9 + - + -
								— °	_ _ _
									DIMENSIONS: MILLIMETERS
									DIMENSIONS: MILLIMETERS


DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252	BSC	
M	0°	8°	0°	8 °	

SOLDERING FOOTPRINT

G



GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Rej Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1		

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative