

# 74AC520, 74ACT520 8-Bit Identity Comparator

### **Features**

- Compares two 8-bit words in 6.5ns typ.
- Expandable to any word length
- 20-pin package
- Outputs source/sink 24mA
- ACT520 has TTL-compatible inputs

### **Ordering Information**


### **General Description**

The AC/ACT520 are expandable 8-bit comparators. They compare two words of up to eight bits each and provide a LOW output when the two words match bit for bit. The expansion input  $\bar{I}_{A = B}$  also serves as an active LOW enable input.

0		
Order Number	Package Number	Package Description
74AC520SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACT520SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACT520SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT520PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Word A Inputs
B <sub>0</sub> –B <sub>7</sub>	Word B Inputs
$T_{A = B}$	Expansion or Enable Input
$\overline{O}_{A = B}$	Identity Output

### **Truth Table**

Inp	Outputs	
Ī <sub>A = B</sub>	А, В	$\overline{O}_{A = B}$
L	$A = B^{(1)}$	L
L	A ≠ B	Н
Н	$A = B^{(1)}$	Н
Н	A ≠ B	Н

H = HIGH Voltage Level

L = LOW Voltage Level


### Note:


1.  $A_0 = B_0$ ,  $A_1 = B_1$ ,  $A_2 = B_2$ , etc.

 $\mathsf{FACT}^{\mathsf{TM}}$  is a trademark of Fairchild Semiconductor Corporation.

©1989 Fairchild Semiconductor Corporation 74AC520, 74ACT520 Rev. 1.4

March 2007





# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Ι <sub>Ο</sub>	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
Τ <sub>J</sub>	Junction Temperature	140°C

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	
	AC	2.0V to 6.0V
	ACT	4.5V to 5.5V
VI	Input Voltage	0V to V <sub>CC</sub>
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	–40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate, AC Devices:	125mV/ns
	$\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}, \rm V_{CC}$ @ 3.3V, 4.5V, 5.5V	
$\Delta V / \Delta t$	Minimum Input Edge Rate, ACT Devices:	125mV/ns
	$V_{IN}$ from 0.8V to 2.0V, $V_{CC}$ @ 4.5V, 5.5V	

	Parameter			$T_A = -$	⊦25°C	$T_A = -40^{\circ}C$ to +85°C	Units
Symbol		V <sub>CC</sub> (V)	Conditions	Тур.	G	uaranteed Limits	
V <sub>IH</sub>	Minimum HIGH Level	3.0	$V_{OUT} = 0.1V \text{ or}$	1.5	2.1	2.1	V
	Input Voltage	4.5	V <sub>CC</sub> – 0.1V	2.25	3.15	3.15	İ
		5.5		2.75	3.85	3.85	1
V <sub>IL</sub>	Maximum LOW Level	3.0	$V_{OUT} = 0.1V \text{ or}$	1.5	0.9	0.9	V
	Input Voltage	4.5	V <sub>CC</sub> – 0.1V	2.25	1.35	1.35	1
		5.5		2.75	1.65	1.65	1
V <sub>OH</sub>	Minimum HIGH Level	3.0	Ι <sub>ΟUT</sub> = -50μΑ	2.99	2.9	2.9	V
	Output Voltage	4.5		4.49	4.4	4.4	1
		5.5		5.49	5.4	5.4	1
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				1
		3.0	I <sub>OH</sub> = -12mA		2.56	2.46	
		4.5	I <sub>OH</sub> = -24mA		3.86	3.76	1
		5.5	$I_{OH} = -24 m A^{(2)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level Output Voltage	3.0	Ι <sub>ΟUT</sub> = 50μΑ	0.002	0.1	0.1	V
		4.5		0.001	0.1	0.1	1
		5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				1
		3.0	I <sub>OL</sub> = 12mA		0.36	0.44	
		4.5	I <sub>OL</sub> = 24mA		0.36	0.44	1
		5.5	I <sub>OL</sub> = 24mA <sup>(2)</sup>		0.36	0.44	1
I <sub>IN</sub> <sup>(4)</sup>	Maximum Input Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> , GND, A Inputs Only		±0.1	±1.0	μA
I <sub>IH</sub>	Maximum Input HIGH Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> , B Inputs Only		10.0	10.0	μA
I <sub>IL</sub>	Maximum Input LOW Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> , B Inputs Only	-0.3	-0.6	-1.0	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(3)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$		4.0	40.0	μA
$I_{CC}^{(4)}$	Maximum Quiescent Supply Current	5.5	V <sub>IN</sub> = GND	2.3	4.8	8.0	mA

#### Notes:

2. All outputs loaded; thresholds on input associated with output under test.

3. Maximum test duration 2.0ms, one output loaded at a time.

4.  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}.$ 

4
1
~
C G
S
Ň
0
ч <b>—</b>
7
4
5
R
<b>O</b>
;T52(
C
Ň
Ö
-
$\mathbf{\infty}$
ĩ
Bit I
-
Ξ
<u>×</u>
Ð
2
<b>_</b>
d.
<
0
X
2
<b>-</b>
<b>H</b>
2
B
പ്
Ħ
0
Ē

-

				T <sub>A</sub> = 4	-25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	6. Guaranteed Limits		Units
VIH	Minimum HIGH	4.5	$V_{OUT} = 0.1V \text{ or } V_{CC}$	1.5	2.0	2.0	V
	Level Input Voltage	5.5	– 0.1V	1.5	2.0	2.0	1
V <sub>IL</sub>	Maximum LOW	4.5	$V_{OUT} = 0.1V \text{ or } V_{CC}$	1.5	0.8	0.8	V
	Level Input Voltage	5.5	– 0.1V	1.5	0.8	0.8	1
V <sub>OH</sub>	Minimum HIGH	4.5	Ι <sub>ΟUT</sub> = –50μΑ	4.49	4.4	4.4	V
	Level Output Voltage	5.5		5.49	5.4	5.4	1
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				1
		4.5	I <sub>OH</sub> = -24mA		3.86	3.76	
		5.5	$I_{OH} = -24 m A^{(5)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level Output Voltage	4.5	Ι <sub>ΟUT</sub> = 50μΑ	0.001	0.1	0.1	V
		5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				1
		4.5	I <sub>OL</sub> = 24mA		0.36	0.44	
		5.5	I <sub>OL</sub> = 24mA <sup>(5)</sup>		0.36	0.44	1
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		±0.1	±1.0	μA
I <sub>IH</sub>	Maximum Input HIGH Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> , B Inputs Only		10.0	10.0	μA
I <sub>IL</sub>	Maximum Input LOW Leakage Current	5.5	V <sub>I</sub> = V <sub>CC</sub> , B Inputs Only	-0.3	-0.6	-1.0	mA
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_{I} = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(6)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = GND$	2.3	4.8	8.0	mA

5. All outputs loaded; thresholds on input associated with output under test.

6. Maximum test duration 2.0ms, one output loaded at a time.

# **AC Electrical Characteristics for AC**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF			$T_{A} = -40^{\circ}C$ $C_{L} =$		
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(7)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub>	Propagation Delay,	3.3	4.0	7.5	11.5	3.0	13.0	ns
	$A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	2.5	5.5	8.5	2.0	9.5	1
t <sub>PHL</sub>	Propagation Delay,	3.3	4.5	8.0	12.0	3.5	13.5	ns
	$A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	3.0	5.5	9.0	2.5	10.0	1
t <sub>PLH</sub>	Propagation Delay,	3.3	3.5	5.5	8.5	2.5	9.5	ns
	$\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	5.0	2.5	4.5	6.5	2.0	7.0	1
t <sub>PHL</sub>	Propagation Delay,	3.3	3.5	5.5	8.5	2.5	9.5	ns
	$\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	5.0	2.5	4.5	6.5	2.0	7.0	1

#### Note:

7. Voltage range 3.3 is 3.3V  $\pm$  0.3V. Voltage range 5.0 is 5.0V  $\pm$  0.5V.

# **AC Electrical Characteristics for ACT**

			$ \begin{array}{c c} T_{A}=+25^{\circ}C, & T_{A}=-40^{\circ}C \ to \ +85^{\circ}C, \\ C_{L}=50 \ pF & C_{L}=50 \ pF \end{array} $					
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(8)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub>	Propagation Delay, $A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	3.0	5.5	8.5	2.5	9.5	ns
t <sub>PHL</sub>	Propagation Delay, $A_n$ or $B_n$ to $\overline{O}_{A = B}$	5.0	3.0	6.0	10.0	2.5	11.5	ns
t <sub>PLH</sub>	Propagation Delay, $\overline{I}_{A = B}$ to $\overline{O}_{A = B}$	5.0	2.0	4.0	6.0	2.0	6.5	ns
t <sub>PHL</sub>	Propagation Delay, $\overline{I}_{A = B}$ to $\overline{O}_{A = B}$	5.0	2.5	5.0	7.5	2.0	8.5	ns

### Note:


8. Voltage range 5.0 is 5.0V  $\pm$  0.5V

### Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 5.0V$	40	pF




Dimensions are in inches (millimeters) unless otherwise noted.



74AC520, 74ACT520 8-Bit Identity Comparator

### Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




74AC520, 74ACT520 Rev. 1.4





Dimensions are in inches (millimeters) unless otherwise noted.





U

74AC520, 74ACT520 8-Bit Identity Comparator

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>®</sup> Across the board. Around the world. <sup>™</sup> ActiveArray <sup>™</sup> Bottomless <sup>™</sup> Build it Now <sup>™</sup> CoolFET <sup>™</sup> CROSSVOLT <sup>™</sup> CTL <sup>™</sup> Current Transfer Logic <sup>™</sup> DOME <sup>™</sup> E <sup>2</sup> CMOS <sup>™</sup> EcoSPARK <sup>®</sup> EnSigna <sup>™</sup> FACT Quiet Series <sup>™</sup> FACT <sup>®</sup> FAST <sup>®</sup> FAST <sup>®</sup> FAST <sup>™</sup> FRFET <sup>®</sup> GlobalOptoisolator <sup>™</sup>	HiSeC <sup>TM</sup> <i>i-Lo</i> <sup>TM</sup> ImpliedDisconnect <sup>TM</sup> IntelliMAX <sup>TM</sup> ISOPLANAR <sup>TM</sup> MICROCUUPLER <sup>TM</sup> MicroPak <sup>TM</sup> MICROWIRE <sup>TM</sup> MSX <sup>TM</sup> MSXPro <sup>TM</sup> OCX <sup>TM</sup> OCXPro <sup>TM</sup> OCXPro <sup>TM</sup> OCXPro <sup>TM</sup> OPTOLOGIC <sup>®</sup> OPTOPLANAR <sup>®</sup> PACMAN <sup>TM</sup> POP <sup>TM</sup> Power220 <sup>®</sup> Power247 <sup>®</sup> PowerEdge <sup>TM</sup>	Programmable Active Droop <sup>™</sup> QFET <sup>®</sup> QS <sup>™</sup> QT Optoelectronics <sup>™</sup> Quiet Series <sup>™</sup> RapidConfigure <sup>™</sup> RapidConnect <sup>™</sup> ScalarPump <sup>™</sup> SMART START <sup>™</sup> SMART START <sup>™</sup> SMART START <sup>™</sup> SUperFET <sup>™</sup> SuperFET <sup>™</sup> SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> The Power Franchise <sup>®</sup>	TinyLogic <sup>®</sup> TINYOPTO™ TinyPower™ TruTranslation™ µSerDes™ UHC <sup>®</sup> UniFET™ VCX™ Wire™
FRFET <sup>®</sup> GlobalOptoisolator™ GTO™		of ™ TinyBoost™ TinyBuck™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

**PRODUCT STATUS DEFINITIONS** 

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.	

#### Rev. 124