## 1/4-Duty and Static Drive General-Purpose LCD Driver

#### Overview

The LC75890W is the 1/4 duty and static drive general-purpose LCD display driver that can be used for displaying segments for household appliances, home audio visual products, portable devices and other such products under the control of a microcontroller. The LC75890W can drive up to 148 segments directly. In addition the LC75890W can control up to 12 general-purpose output ports. They can control the brightness of the LED backlight of RGB, because they have the PWM output of greatest 3CH built-in. Incorporation of the oscillation circuit helps to reduce the number of external resistors and capacitors required. Incorporation of the LCD drive bias voltage stabilization.

#### Features

- Support for 1/4-duty 1/3-bias or static drive techniques under serial data control.
  - When 1/4-duty drive: Capable of driving up to 148 segmentsWhen Static drive: Capable of driving up to 37 segments
- Support for display segment on, off, or blinking for each segment output pin under serial data control.
- Serial data control of the power-saving mode based backup function and the all segments forced off function.
- Serial data control of switching between the segment output port and general-purpose output port function.
  - < Support for up to 12 general-purpose output ports >
- Support for the PWM output function of a maximum of 3 ch. (It can output from the general-purpose output port ).
- Serial data control of the frame frequency of the common and segment output waveforms.
- Serial data control of the segment blinking frequency.
- Serial data control of switching between the internal oscillator operating mode and external clock operating mode.
- Serial data input supports CCB\* format communication with the system controller.
- Independent V<sub>LCD</sub> for the LCD driver block.
- Built-in LCD drive bias voltage stabilization circuit.
- The INH pin allows the display to be forced to the off state.
- Incorporation of an oscillator circuit.
- (Incorporation of resistor and capacitor for an oscillation)

\* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 29 of this data sheet.



## **ON Semiconductor®**

www.onsemi.com



SPQFP48 7x7 / SQFP48

#### Specifications Absolute Maximum Ratings at Ta = $25^{\circ}$ C, V<sub>SS</sub> = 0 V

| Parameter                         | Symbol               | Conditions                           | Ratings                       | Unit |
|-----------------------------------|----------------------|--------------------------------------|-------------------------------|------|
| Maximum supply voltage            | V <sub>DD</sub> max  | V <sub>DD</sub>                      | -0.3 to +4.2                  |      |
|                                   | V <sub>LCD</sub> max | VLCD                                 | -0.3 to +6.5                  | V    |
| Input voltage                     | V <sub>IN</sub> 1    | CE, CL, DI, INH                      | -0.3 to +4.2                  | N    |
|                                   | V <sub>IN</sub> 2    | OSCI : External clock operating mode | –0.3 to V <sub>DD</sub> +0.3  | V    |
| Output voltage                    | VOUT                 | S1 to S37, COM1 to COM4, P1 to P12   | –0.3 to V <sub>LCD</sub> +0.3 | V    |
| Output current                    | IOUT1                | S1 to S36                            | 300                           | μA   |
|                                   | IOUT <sup>2</sup>    | COM1 to COM4, S37                    | 3                             |      |
|                                   | IOUT3                | P1 to P12 *1                         | 5                             | mA   |
| Allowable power dissipation       | Pd max               | Ta = 85°C                            | 100                           | mW   |
| Dperating temperature Topr -40 to |                      | -40 to +85                           | °C                            |      |
| Storage temperature               | Tstg                 |                                      | -55 to +125                   | °C   |

Note : \*1 The sum of output current through P1 to P12 must be 40 mA or less.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### Allowable Operating Ranges at Ta = -40 to $+85^{\circ}$ C, V<sub>SS</sub> = 0 V

| Parameter                    | Sympol            | Symbol Conditions          |   |                    | Unit |                    |      |
|------------------------------|-------------------|----------------------------|---|--------------------|------|--------------------|------|
| Parameter                    | Symbol Conditions |                            | Conditions  | min                | typ  | max                | Unit |
| Supply voltage               | V <sub>DD</sub>   | V <sub>DD</sub>            |   | 2.7                |      | 3.6                |      |
|                              | VLCD              | V <sub>LCD</sub> : Interna | l oscillator operating mode                       | 2.7                |      | 5.5                | V    |
|                              |                   | V <sub>LCD</sub> : Externa | al clock operating mode                           | V <sub>DD</sub>    |      | 5.5                |      |
| Input high-level voltage     | VIH1              | CE, CL, DI, ĪN             | Ĥ   | 0.7V <sub>DD</sub> |      | 3.6                |      |
|                              | V <sub>IH</sub> 2 | OSCI: Externa              | I clock operating mode                            | 0.7V <sub>DD</sub> |      | V <sub>DD</sub>    | V    |
| Input low-level voltage      | VIL1              | CE, CL, DI, IN             | Ħ   | 0                  |      | 0.2V <sub>DD</sub> |      |
|                              | VIL2              | OSCI: External             | clock operating mode                              | 0                  |      | 0.2V <sub>DD</sub> | V    |
| External clock operating     | <sup>f</sup> CK   | OSCI: External             | clock operating mode                              | 10                 | 38   | 600                | kHz  |
| frequency                    |                   |                            | [Figure 3]  |                    |      |                    |      |
| External clock duty cycle    | DCK               | OSCI: External             | OSCI: External clock operating mode<br>[Figure 3] |                    | 50   | 70                 | %    |
| Data setup time              | tds               | CL, DI                     | [Figure 1], [Figure 2]                            | 160                |      |                    | ns   |
| Data hold time               | tdh               | CL, DI                     | [Figure 1], [Figure 2]                            | 160                |      |                    | ns   |
| CE wait time                 | tcp               | CE, CL                     | [Figure 1], [Figure 2]                            | 160                |      |                    | ns   |
| CE setup time                | tcs               | CE, CL                     | [Figure 1], [Figure 2]                            | 160                |      |                    | ns   |
| CE hold time                 | tch               | CE, CL                     | [Figure 1], [Figure 2]                            | 160                |      |                    | ns   |
| High-level clock pulse width | tφH               | CL                         |   |                    |      |                    | ns   |
| Low-level clock pulse width  | tøL               | CL                         | [Figure 1], [Figure 2]                            | 160                |      |                    | ns   |
| Rise time                    | tr                | CE, CL, DI                 | [Figure 1], [Figure 2]                            |                    | 160  |                    | ns   |
| Fall time                    | tf                | CE, CL, DI                 | [Figure 1], [Figure 2]                            |                    | 160  |                    | ns   |
| INH switching time           | tc                | ĪNH                        | [Figure 4], [Figure 5]                            | 10                 |      |                    | μS   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.


#### Electrical Characteristics for the Allowable Operating Ranges

| Parameter                       | Symbol             | Pin                         | Conditions  |                             | Ratings            |                             | Uni |
|---------------------------------|--------------------|-----------------------------|---|-----------------------------|--------------------|-----------------------------|-----|
|                                 |                    |                             |   | min                         | typ                | max                         |     |
| Hysteresis                      | VH                 | CE, CL, DI, INH             |   |                             | 0.1V <sub>DD</sub> |                             | V   |
| Input high-level                | I <sub>IH</sub> 1  | CE, CL, DI, INH             | VI = 3.6 V  |                             |                    | 1.0                         | _   |
| current                         | I <sub>IH</sub> 2  | OSCI                        | V <sub>I</sub> = V <sub>DD</sub> : External clock<br>operating mode   |                             |                    | 1.0                         | μA  |
| Input low-level                 | I <sub>IL</sub> 1  | CE, CL, DI, INH             | V <sub>I</sub> = 0 V  | -1.0                        |                    |                             |     |
| current                         | IIL2               | OSCI                        | V <sub>I</sub> = 0 V : External clock<br>operating mode   | -1.0                        |                    |                             | μΑ  |
| Output high-                    | VOH1               | S1 to S37                   | I <sub>O</sub> = -10 μA   | V <sub>LCD</sub> -0.9       |                    |                             |     |
| level voltage                   | V <sub>OH</sub> 2  | COM1<br>to COM4             | I <sub>O</sub> = -100 μA  | V <sub>LCD</sub> -0.9       |                    |                             | V   |
|                                 | VOH3               | P1 to P12                   | $I_{O} = -1 \text{ mA}$   | V <sub>LCD</sub> -0.9       |                    |                             |     |
| Output low-level                | V <sub>OL</sub> 1  | S1 to S37                   | I <sub>O</sub> = 10 μA  |                             |                    | 0.9                         |     |
| voltage                         | V <sub>OL</sub> 2  | COM1<br>to COM4             | I <sub>O</sub> = 100 μA   |                             |                    | 0.9                         | V   |
|                                 | V <sub>OL</sub> 3  | P1 to P12                   | I <sub>O</sub> = 1 mA   |                             |                    | 0.9                         |     |
| Output middle-<br>level voltage | V <sub>MID</sub> 1 | S1 to S37                   | 1/4 duty $I_{O} = \pm 10 \ \mu A$   | 2/3V <sub>LCD</sub><br>-0.9 |                    | 2/3V <sub>LCD</sub><br>+0.9 |     |
|                                 | V <sub>MID</sub> 2 | S1 to S37                   | 1/4 duty $I_O = \pm 10 \ \mu A$   | 1/3V <sub>LCD</sub><br>-0.9 |                    | 1/3V <sub>LCD</sub><br>+0.9 | V   |
|                                 | V <sub>MID</sub> 3 | COM1<br>to COM4             | $1/4 \text{ duty } I_{O} = \pm 100 \ \mu A$   | 2/3V <sub>LCD</sub><br>-0.9 |                    | 2/3V <sub>LCD</sub><br>+0.9 | V   |
|                                 | V <sub>MID</sub> 4 | COM1<br>to COM4             | 1/4 duty I <sub>O</sub> = ±100 μA   | 1/3V <sub>LCD</sub><br>-0.9 |                    | 1/3V <sub>LCD</sub><br>+0.9 |     |
| Oscillator<br>frequency         | fosc               | Internal oscillator circuit | Internal oscillator operating mode  | 240                         | 300                | 360                         | kH  |
| Current drain                   | I <sub>DD</sub> 1  | V <sub>DD</sub>             | Power-saving mode   |                             |                    | 2                           |     |
|                                 | I <sub>DD</sub> 2  | V <sub>DD</sub>             | V <sub>DD</sub> = 3.3 V, Normal mode,<br>External clock operating mode<br>*2                                |                             | 5                  | 10                          |     |
|                                 | I <sub>DD</sub> 3  | VDD                         | V <sub>DD</sub> = 3.3 V, Normal mode,<br>External clock operating mode<br>*2<br>Serial data transfer *3     |                             | 90                 | 180                         |     |
|                                 | I <sub>DD</sub> 4  | V <sub>DD</sub>             | V <sub>DD</sub> = 3.3 V, Normal mode,<br>Internal oscilloator operating<br>mode                             |                             | 50                 | 100                         |     |
|                                 | I <sub>DD</sub> 5  | VDD                         | V <sub>DD</sub> = 3.3 V, Normal mode,<br>Internal oscilloator operating<br>mode,<br>Serial data transfer *3 |                             | 135                | 270                         | μΑ  |
|                                 | ILCD1              | VLCD                        | Power-saving mode   |                             |                    | 2                           |     |
|                                 | I <sub>LCD</sub> 2 | VLCD                        | V <sub>LCD</sub> = 3.3 V, Output open,<br>Normal mode, Static drive   |                             | 8                  | 16                          |     |
|                                 | ILCD3              | VLCD                        | V <sub>LCD</sub> = 3.3 V, Output open,<br>Normal mode, 1/4 duty drive                                       |                             | 70                 | 140                         |     |
|                                 | ILCD <sup>4</sup>  | VLCD                        | $V_{LCD} = 5.0 \text{ V}$ , Output open,<br>Normal mode, Static drive                                       |                             | 10                 | 20                          |     |
|                                 | I <sub>LCD</sub> 5 | V <sub>LCD</sub>            | $V_{LCD} = 5.0 \text{ V}$ , Output open,<br>Normal mode, 1/4 duty drive                                     |                             | 90                 | 180                         |     |


Note : \*2 External clock operating mode (f<sub>CK</sub> = 38 kHz, V<sub>IH</sub>2 = V<sub>DD</sub>, V<sub>IL</sub>2 = 0 V, rise/fall time = 20 ns) \*3 Serial data transfer (data transfer frequency 2 MHz, V<sub>IH</sub>1 = V<sub>DD</sub>, V<sub>IL</sub>1 = 0 V, rise/fall time = 20 ns)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


#### 1. When CL is stopped at the low level



2. When CL is stopped at the high level



#### 3. OSCI pin clock timing in external clock operating mode




[Figure 3]

### **Package Dimensions**

unit : mm


#### SPQFP48 7x7 / SQFP48 CASE 131AJ

ISSUE A




NOTE: The measurements are not to guarantee but for reference only.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



#### **Block Diagram**



### **Pin Functions**

| Symbol   | Pin No. | Function  | Active | I/O | Handling<br>when<br>unused |
|----------|---------|---|--------|-----|----------------------------|
| S1/P1    | 1       |   |        |     |                            |
| S2/P2    | 2       |   |        |     |                            |
| S3/P3    | 3       |   |        |     |                            |
| S4/P4    | 4       |   |        |     |                            |
| S5/P5    | 5       |   |        |     |                            |
| S6/P6    | 6       |   |        |     |                            |
| S7/P7    | 7       |   |        |     |                            |
| S8/P8    | 8       |   |        |     |                            |
| S9/P9    | 9       |   |        |     |                            |
| S10/P10  | 10      |   |        |     |                            |
| S11/P11  | 11      |   |        |     |                            |
| S12/P12  | 12      |   |        |     |                            |
| S13      | 13      |   |        |     |                            |
| S14      | 14      |   |        |     |                            |
| S15      | 15      |   |        |     |                            |
| S16      | 16      |   |        |     |                            |
| S17      | 17      | Segment outputs for displaying the display data transferred by  |        |     |                            |
| S18      | 18      | serial data input.  |        |     | 0.0511                     |
| S19      | 19      | The S1/P1 to S12/P12 pins can be used as general-purpose  | -      | 0   | OPEN                       |
| S20      | 20      | output ports under serial data control.   |        |     |                            |
| S21      | 21      |   |        |     |                            |
| S22      | 22      |   |        |     |                            |
| S23      | 23      |   |        |     |                            |
| S24      | 24      |   |        |     |                            |
| S25      | 25      |   |        |     |                            |
| S26      | 26      |   |        |     |                            |
| S27      | 27      |   |        |     |                            |
| S28      | 28      |   |        |     |                            |
| S29      | 29      |   |        |     |                            |
| S30      | 30      |   |        |     |                            |
| S31      | 31      |   |        |     |                            |
| S32      | 32      |   |        |     |                            |
| S33      | 33      |   |        |     |                            |
| S34      | 34      |   |        |     |                            |
| S35      | 35      |   |        |     |                            |
| S36      | 36      |   |        |     |                            |
| COM4     | 37      |   |        |     |                            |
| COM3     | 38      |   |        |     |                            |
| COM2     | 39      | Common driver outputs The frame frequency is fo[Hz].  | -      | 0   | OPEN                       |
| COM1     | 40      |   |        |     |                            |
| S37/OSCI | 41      | Segment output.<br>This pin can also be used as the external clock input pin when<br>the external clock operating mode is selected by control data. | -      | I/O | OPEN                       |
| CE       | 46      | Serial data transfer inputs. Must be connected to the controller.   | Н      | I   |                            |
| CL       | 47      | CE : Chip enable  |        | I   | GND                        |
| DI       | 48      | CL : Synchronization clock<br>DI : Transfer data  | -      | I   |                            |

Continued on next page.


### Continued from preceding page.

| Symbol           | Pin No. | Function   | Active | I/O | Handling<br>when<br>unused |
|------------------|---------|--|--------|-----|----------------------------|
| ĪNĦ              | 45      | Display off control input         • INH = low (V <sub>SS</sub> )Display forced off         S1/P1 to S12/P12=low (V <sub>SS</sub> )         (These pins are forcibly set to the general-purpose output port function and held at the V <sub>SS</sub> level.)         S13 to S36=low (V <sub>SS</sub> )         COM1 to COM4=low (V <sub>SS</sub> )         S37/OSCI=low (V <sub>SS</sub> )         (This pin is forcibly set to the segment output port function and held at the V <sub>SS</sub> level.)         LCD drive bias voltage stabilization circuit stopped.         Stops the internal oscillator.         Inhibits external clock input.         • INH = high (V <sub>DD</sub> )Display on         LCD drive bias voltage stabilization circuit is enabled.         Enables the internal oscillator circuit.         (Internal oscillator operating mode)         Enables external clock input.         (External clock operating mode)         However, serial data transfer is possible when the display is forced off. | L      | I   | GND                        |
| V <sub>DD</sub>  | 42      | Logic block power supply pin. A power voltage of 2.7 to 3.6 V must be applied to this pin.   | -      | -   | -                          |
| V <sub>LCD</sub> | 43      | LCD driver block power supply pin. A power voltage of 2.7 to 5.5 V must be applied to this pin.  | -      | -   | -                          |
| V <sub>SS</sub>  | 44      | Ground pin. Must be connected to ground.   | -      | -   | -                          |

#### **Serial Data Input**

- 1. 1/4 duty drive
  - (1) When CL is stopped at the low level


• Display data Input



Note: DD is the direction data.


(2) When CL is stopped at the high level

Display data Input



Note: DD is the direction data.

| • CCB address                          |   |
|--|---|
| • D1 to D148                           |   |
|  | Display blinking control data of each segment output pin  |
|  | Segment blinking frequency setting control data   |
|  | Common/segment output waveform frame frequency setting control data   |
|  | 1/4-duty 1/3-bias drive or static drive switching control data  |
|  | External clock operating frequency setting control data   |
|  | Internal oscillator operating mode/external clock operating mode switching control data   |
| • SC                                   | 0   |
|  | Normal mode/power-saving mode control data  |
| • W10 to W15, W20 to W25,              | PWM data of the PWM output  |
| W30 to W35                             |   |
|  | PWM output waveform frame frequency setting control data  |
| • P1A, P1B to P12A, P12B               | General-purpose output function/PWM output function switiching control data of the  |
|  | general-purpose output port   |
| • P0 to P3                             | Segment output port/general-purpose output port switching control data  |
|  |   |
| 2. Static drive                        |   |
| (1) When CL is stopped at the          | e low level   |
| <ul> <li>Display data Input</li> </ul> |   |
| CE                                     |   |
|  |   |
|  |   |
|  |   |
| B0 B1 B2 B3 A0 A1 A2 A3                | Display data ——————————————————————————————————   |
| 8 bits                                 | 37 bits 16 bits 3 bits  |
|  |   |
| <ul> <li>Control data Input</li> </ul> |   |
| CE                                     |   |
|  |   |
|  |   |
|  | возувочувозувовувоуворувовувочи хвота |
| B0 B1 B2 B3 A0 A1 A2 A3                | Control data  |
| 8 bits                                 | 53 bits   |
|  | · · · · · · · · · · · · · · · · · · ·   |
|  |   |
|  |   |
|  |   |
|  | ► (8028)X8039)X8039)X8033)X8033)X8033)X8039)X8603)X8603)X860XX667)X672)X672)X672)X672)X67X,X67X,X67X,X67X,X67X,X67X,X67X,X67X   |
|  |   |
|  | 3 bits  |
|  |   |
|  |   |
|  |   |
|  | w12/w13/w14/w15/w22/w22/w22/w22/w25/w30/w31/w32/w33/w34/w35/PF0/PF1/PF2/PF3/P14/P1B/P24/P2B/P34/P3B/  |
| B0 B1 B2 B3 A0 A1 A2 A3                |   |
| $ $ CCB address $\rightarrow$ $ $ $<$  | Control data  |
| 8 bits                                 | 53 bits   |
|  |   |
|  |   |
|  |   |
|  |   |
|  |   |
|  |   |
| Note: DD is the direction da           |   |




## Serial Data Transfer Example

1. 1/4 duty drive

• When 97 or more segments are used

All 320 bits of serial data (including CCB address) must be sent.




• When fewer than 97 segments are used Depending on the number of segments used, 192 bits or 256 bits (including CCB address) must be sent as serial data. However, the serial data (control data) shown in the figure below must be sent without fail.



Note : After the above serial data is sent, the contents of the display data can be changed by transferring only the serial data (CCB address, display data, fixed data, and direction data) including the display data to be changed in 64-bit units.

#### 2. Static drive

• All 192 bits of serial data (including CCB address) must be sent.



### **Control Data Functions**

(1) BD1 to BD37 ... Display blinking control data of each segment output pin

These control data bits are used to set the display segment blinking corresponding to each segment output pin.

| BDn       | Display segment blinking states of segment output pin Sn   |  |  |  |
|-----------|--|--|--|--|
| 0         | The display segments are not blinked.  |  |  |  |
| 1         | The display segments corresponding to the segment output pin Sn that the contents of display data are "1" are blinked. |  |  |  |
| Note: The | Note: The DDn $(n-1)$ to 27) are the control data setting the blinking state of the display see                        |  |  |  |

Note: The BDn (n=1 to 37) are the control data setting the blinking state of the display segments for segment output pins Sn (n=1 to 37).

For example, the display state of segment output pin S21 becomes as follows when the contents of display data are (D81, D82, D83, D84) = (1, 0, 1, 0) in 1/4 duty drive

| DD04 | Display data |     |     |     | Display states of segment output pin S21 |      |       |      |
|------|--------------|-----|-----|-----|--|------|-------|------|
| BD21 | D81          | D82 | D83 | D84 | COM1                                     | COM2 | COM3  | COM4 |
| 0    | 1            | 0   | 1   | 0   | on                                       | off  | on    | off  |
| 1    | 1            | 0   | 1   | 0   | blink                                    | off  | blink | off  |

(2) BF0 to BF2 ... Segment blinking frequency setting control data

These control data bits are used to set the display segment blinking frequency

| C   | Control dat | a   | Segment blinking frequency fb[Hz]   |  |   |  |
|-----|-------------|-----|---|--|---|--|
| BF0 | BF1         | BF2 | Internal oscillator operating mode<br>(The control data OC is 0,<br>fosc=300[kHz]typ) | External clock operating mode<br>(The control data OC is 1<br>and EXF is 0, f <sub>CK</sub> 1=300[kHz]typ) | External clock operating mode<br>(The control data OC is 1<br>and EXF is 1, f <sub>CK</sub> 2=38[kHz]typ) |  |
| 0   | 0           | 0   | fosc/600000   | f <sub>CK</sub> 1/600000   | f <sub>CK</sub> 2/75000   |  |
| 1   | 0           | 0   | fosc/360000   | f <sub>CK</sub> 1/360000   | f <sub>CK</sub> 2/45000   |  |
| 0   | 1           | 0   | fosc/300000   | f <sub>CK</sub> 1/300000   | f <sub>CK</sub> 2/37500   |  |
| 1   | 1           | 0   | fosc/240000   | f <sub>CK</sub> 1/240000   | f <sub>CK</sub> 2/30000   |  |
| 0   | 0           | 1   | fosc/180000   | f <sub>CK</sub> 1/180000   | f <sub>CK</sub> 2/22500   |  |
| 1   | 0           | 1   | fosc/150000   | f <sub>CK</sub> 1/150000   | f <sub>CK</sub> 2/18750   |  |
| 0   | 1           | 1   | fosc/120000   | f <sub>CK</sub> 1/120000   | f <sub>CK</sub> 2/15000   |  |
| 1   | 1           | 1   | fosc/100000   | f <sub>CK</sub> 1/100000   | f <sub>CK</sub> 2/12500   |  |

(3) FC0 to FC2 ... Common/segment output waveform frame frequency setting control data

These control data bits set the frame frequency of the common and segment output waveforms.

| C   | Control dat | ta  | Common                             | Common/segment output waveform frame frequency fo[Hz] |   |  |  |  |
|-----|-------------|-----|------------------------------------|---|---|--|--|--|
|     |             |     | Internal oscillator operating mode | External clock operating mode                         | External clock operating mode               |  |  |  |
| FC0 | FC1         | FC2 | (The control data OC is 0,         | (The control data OC is 1                             | (The control data OC is 1                   |  |  |  |
|     |             |     | fosc=300[kHz]typ)                  | and EXF is 0, f <sub>CK</sub> 1=300[kHz]typ)          | and EXF is 1, f <sub>CK</sub> 2=38[kHz]typ) |  |  |  |
| 0   | 0           | 0   | fosc/4608                          | f <sub>CK</sub> 1/4608                                | f <sub>CK</sub> 2/576                       |  |  |  |
| 0   | 0           | 1   | fosc/3456                          | f <sub>CK</sub> 1/3456                                | fCK <sup>2/432</sup>                        |  |  |  |
| 0   | 1           | 0   | fosc/3072                          | f <sub>CK</sub> 1/3072                                | fCK2/384                                    |  |  |  |
| 0   | 1           | 1   | fosc/2304                          | f <sub>CK</sub> 1/2304                                | f <sub>CK</sub> 2/288                       |  |  |  |
| 1   | 0           | 0   | fosc/1536                          | f <sub>CK</sub> 1/1536                                | f <sub>CK</sub> 2/192                       |  |  |  |
| 1   | 0           | 1   | fosc/1152                          | f <sub>CK</sub> 1/1152                                | fCK <sup>2/144</sup>                        |  |  |  |
| 1   | 1           | 0   | fosc/768                           | f <sub>CK</sub> 1/768                                 | f <sub>CK</sub> 2/96                        |  |  |  |

Note: When is setting (FC0, FC1, FC2)=(1, 1, 1), the frame frequency is same as frame frequency at the time of the (FC0, FC1, FC2)=(0, 1, 0) setting (fosc/3072, f<sub>CK</sub>1/3072, f<sub>CK</sub>2/384).

#### (4) DT ... 1/4-duty 1/3-bias drive or static drive switching control data

This control data bit selects either 1/4-duty 1/3-bias drive or static drive.

| DT | Drive ashare            | Common output pins states |                        |                        |  |
|----|-------------------------|---------------------------|------------------------|------------------------|--|
| DT | Drive scheme            | COM2                      | COM3                   | COM4                   |  |
| 0  | 1/4 duty 1/3 bias drive | COM2                      | COM3                   | COM4                   |  |
| 1  | Static drive            | "L" (V <sub>SS</sub> )    | "L" (V <sub>SS</sub> ) | "L" (V <sub>SS</sub> ) |  |

Note: COM2, COM3, COM4 : Common output

"L"  $(V_{SS})$ : "L"  $(V_{SS})$  level output

(5) EXF ... External clock operating frequency setting control data

This control data bit sets the operating frequency of the external clock which input into the OSCI pin, when the external clock operating mode (OC = "1") is set. However, this control data is effective only when external clock operating mode (OC = "1") is set.

| EXF | External clock operating frequency f <sub>CK</sub> [kHz] |
|-----|--|
| 0   | f <sub>CK</sub> 1=300[kHz]typ                            |
| 1   | f <sub>CK</sub> 2=38[kHz]typ                             |

(6) OC ... Internal oscillator operating mode/external clock operating mode switching control data

This control data bit selects either the internal oscillator operating mode or external clock operating mode.

| OC | Fundamental clock operating mode   | I/O pin (S37/OSCI) state |
|----|------------------------------------|--------------------------|
| 0  | Internal oscillator operating mode | S37                      |
| 1  | External clock operating mode      | OSCI                     |

Note: S37: Segment output

OSCI: External clock input

(7) SC ... Segment on/off control data

This control data bit controls the on/off state of the segments.

| SC | Display state |
|----|---------------|
| 0  | On            |
| 1  | Off           |

Note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

#### (8) BU ... Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

| BU | Mode  |
|----|---|
| 0  | Normal mode   |
| 1  | Power saving mode<br>In this mode, the internal oscillator circuit stops oscillation (the S37/OSCI pin is configured for segment<br>output) if the IC is in the internal oscillator operating mode (OC=0) and the IC stops receiving external clock<br>signals (the S37/OSCI pin is configured for external clock input) if the IC is in the external clock operating<br>mode (OC=1). In addition, the common and segment output pins go to the V <sub>SS</sub> level and the operation of<br>LCD drive bias voltage stabilization circuit stops.<br>However, the S1/P1 to S12/P12 output pins can be used as general-purpose output ports under the control<br>of the data bits P0 to P3. (The general-purpose output port P1 to P12 can not be used as PWM output). |

#### (9) W10 to W15, W20 to W25, W30 to W35 ... PWM data of the PWM output

These control data bits set the pulse width of the PWM output P1 to P12. However, when the PWM output function isn't used, these control data bits become invalid. In addition, when the external clock operating frequency is set the  $f_{CK}2 = 38[kHz]typ (EXF="1")$  in external clock operating mode (OC = "1"), these control data bits become invalid.

Wn2

0

0

0

0

1

1

1

1

0

Wn1

0

0

1

1

0

0

1

1

0

Wn3

0

0

0

0

0

0

0

0

1

Wn4

0

0

0

0

0

0

0

0

0

Wn5

1

1

1

1

1

1

1

1

1

| Wn0     | Wn1    | Wn2 | Wn3 | Wn4     | Wn5    | Pulse width of<br>PWM output |   | Wn0 |
|---------|--------|-----|-----|---------|--------|------------------------------|---|-----|
| 0       | 0      | 0   | 0   | 0       | 0      | (1/64)×Tp                    |   | 0   |
| 1       | 0      | 0   | 0   | 0       | 0      | (2/64)×Tp                    |   | 1   |
| 0       | 1      | 0   | 0   | 0       | 0      | (3/64)×Tp                    |   | 0   |
| 1       | 1      | 0   | 0   | 0       | 0      | (4/64)×Tp                    |   | 1   |
| 0       | 0      | 1   | 0   | 0       | 0      | (5/64)×Tp                    |   | 0   |
| 1       | 0      | 1   | 0   | 0       | 0      | (6/64)×Tp                    |   | 1   |
| 0       | 1      | 1   | 0   | 0       | 0      | (7/64)×Tp                    |   | 0   |
| 1       | 1      | 1   | 0   | 0       | 0      | (8/64)×Tp                    |   | 1   |
| 0       | 0      | 0   | 1   | 0       | 0      | (9/64)×Tp                    |   | 0   |
| 1       | 0      | 0   | 1   | 0       | 0      | (10/64)×Tp                   |   | 1   |
| 0       | 1      | 0   | 1   | 0       | 0      | (11/64)×Tp                   |   | 0   |
| 1       | 1      | 0   | 1   | 0       | 0      | (12/64)×Tp                   |   | 1   |
| 0       | 0      | 1   | 1   | 0       | 0      | (13/64)×Tp                   |   | 0   |
| 1       | 0      | 1   | 1   | 0       | 0      | (14/64)×Tp                   |   | 1   |
| 0       | 1      | 1   | 1   | 0       | 0      | (15/64)×Tp                   |   | 0   |
| 1       | 1      | 1   | 1   | 0       | 0      | (16/64)×Tp                   |   | 1   |
| 0       | 0      | 0   | 0   | 1       | 0      | (17/64)×Tp                   |   | 0   |
| 1       | 0      | 0   | 0   | 1       | 0      | (18/64)×Tp                   |   | 1   |
| 0       | 1      | 0   | 0   | 1       | 0      | (19/64)×Tp                   |   | 0   |
| 1       | 1      | 0   | 0   | 1       | 0      | (20/64)×Tp                   |   | 1   |
| 0       | 0      | 1   | 0   | 1       | 0      | (21/64)×Tp                   |   | 0   |
| 1       | 0      | 1   | 0   | 1       | 0      | (22/64)×Tp                   |   | 1   |
| 0       | 1      | 1   | 0   | 1       | 0      | (23/64)×Tp                   |   | 0   |
| 1       | 1      | 1   | 0   | 1       | 0      | (24/64)×Tp                   |   | 1   |
| 0       | 0      | 0   | 1   | 1       | 0      | (25/64)×Tp                   |   | 0   |
| 1       | 0      | 0   | 1   | 1       | 0      | (26/64)×Tp                   |   | 1   |
| 0       | 1      | 0   | 1   | 1       | 0      | (27/64)×Tp                   |   | 0   |
| 1       | 1      | 0   | 1   | 1       | 0      | (28/64)×Tp                   |   | 1   |
| 0       | 0      | 1   | 1   | 1       | 0      | (29/64)×Tp                   |   | 0   |
| 1       | 0      | 1   | 1   | 1       | 0      | (30/64)×Tp                   |   | 1   |
| 0       | 1      | 1   | 1   | 1       | 0      | (31/64)×Tp                   |   | 0   |
| 1       | 1      | 1   | 1   | 1       | 0      | (32/64)×Tp                   |   | 1   |
| Motor V | V10 to | W15 | DWA | Jata of | the DW | Moutput (Ch1                 | > |     |

| 0        | (10/64)×Tp     | 1 | 0 | 0 | 1 | 0 | 1 |  |
|----------|----------------|---|---|---|---|---|---|--|
| 0        | (11/64)×Tp     | 0 | 1 | 0 | 1 | 0 | 1 |  |
| 0        | (12/64)×Tp     | 1 | 1 | 0 | 1 | 0 | 1 |  |
| 0        | (13/64)×Tp     | 0 | 0 | 1 | 1 | 0 | 1 |  |
| 0        | (14/64)×Tp     | 1 | 0 | 1 | 1 | 0 | 1 |  |
| 0        | (15/64)×Tp     | 0 | 1 | 1 | 1 | 0 | 1 |  |
| 0        | (16/64)×Tp     | 1 | 1 | 1 | 1 | 0 | 1 |  |
| 0        | (17/64)×Tp     | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0        | (18/64)×Tp     | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 0        | (19/64)×Tp     | 0 | 1 | 0 | 0 | 1 | 1 |  |
| 0        | (20/64)×Tp     | 1 | 1 | 0 | 0 | 1 | 1 |  |
| 0        | (21/64)×Tp     | 0 | 0 | 1 | 0 | 1 | 1 |  |
| 0        | (22/64)×Tp     | 1 | 0 | 1 | 0 | 1 | 1 |  |
| 0        | (23/64)×Tp     | 0 | 1 | 1 | 0 | 1 | 1 |  |
| 0        | (24/64)×Tp     | 1 | 1 | 1 | 0 | 1 | 1 |  |
| 0        | (25/64)×Tp     | 0 | 0 | 0 | 1 | 1 | 1 |  |
| 0        | (26/64)×Tp     | 1 | 0 | 0 | 1 | 1 | 1 |  |
| 0        | (27/64)×Tp     | 0 | 1 | 0 | 1 | 1 | 1 |  |
| 0        | (28/64)×Tp     | 1 | 1 | 0 | 1 | 1 | 1 |  |
| 0        | (29/64)×Tp     | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 0        | (30/64)×Tp     | 1 | 0 | 1 | 1 | 1 | 1 |  |
| 0        | (31/64)×Tp     | 0 | 1 | 1 | 1 | 1 | 1 |  |
| 0        | (32/64)×Tp     | 1 | 1 | 1 | 1 | 1 | 1 |  |
| f the PW | M output (Ch1) |   |   |   |   |   |   |  |

 $Tp = \frac{1}{fp}$ 

Pulse width of

PWM output

(33/64)×Tp

(34/64)×Tp

(35/64)×Tp

(36/64)×Tp

(37/64)×Tp

(38/64)×Tp

(39/64)×Tp

(40/64)×Tp

(41/64)×Tp

(42/64)×Tp

(43/64)×Tp (44/64)×Tp (45/64)×Tp (46/64)**×**Tp (47/64)×Tp (48/64)×Tp (49/64)×Tp (50/64)×Tp (51/64)×Tp (52/64)×Tp (53/64)×Tp (54/64)×Tp (55/64)×Tp (56/64)×Tp (57/64)×Tp (58/64)×Tp (59/64)×Tp (60/64)**×**Tp (61/64)×Tp (62/64)×Tp (63/64)×Tp (64/64)×Tp

Note: W10 to W15 ... PWM data of W20 to W25 ... PWM data of the PWM output (Ch2) W30 to W35 ... PWM data of the PWM output (Ch3)

(10) PF0 to PF3 ... PWM output waveform frame frequency setting control data

These control data bits set the frame frequency of the PWM output waveforms. However, when the PWM output function isn't used, these control data bits become invalid. In addition, when the external clock operating frequency is set the  $f_{CK}2 = 38[kHz]typ$  (EXF="1") in external clock operating mode (OC = "1"), these control data bits become invalid.

|     | Contro          | ol data |     | PWM output waveform frame frequency fp[Hz]   |   |  |  |  |  |
|-----|-----------------|---------|-----|--|---|--|--|--|--|
| PF0 | PF0 PF1 PF2 PF3 |         | PF3 | Internal oscillator operating mode<br>(The control data OC is 0,<br>fosc=300[kHz] typ) | External clock operating mode<br>(The control data OC is 1 and EXF is 0,<br>f <sub>CK</sub> 1=300[kHz] typ) |  |  |  |  |
| 0   | 0               | 0       | 0   | fosc/1536  | f <sub>CK</sub> 1/1536  |  |  |  |  |
| 1   | 0               | 0       | 0   | fosc/1408  | f <sub>CK</sub> 1/1408  |  |  |  |  |
| 0   | 1               | 0       | 0   | fosc/1280  | f <sub>CK</sub> 1/1280  |  |  |  |  |
| 1   | 1               | 0       | 0   | fosc/1152  | f <sub>CK</sub> 1/1152  |  |  |  |  |
| 0   | 0               | 1       | 0   | fosc/1024  | f <sub>CK</sub> 1/1024  |  |  |  |  |
| 1   | 0               | 1       | 0   | fosc/896   | f <sub>CK</sub> 1/896   |  |  |  |  |
| 0   | 1               | 1       | 0   | fosc/768   | f <sub>CK</sub> 1/768   |  |  |  |  |
| 1   | 1               | 1       | 0   | fosc/640   | f <sub>CK</sub> 1/640   |  |  |  |  |
| 0   | 0               | 0       | 1   | fosc/512   | f <sub>CK</sub> 1/512   |  |  |  |  |
| 1   | 0               | 0       | 1   | fosc/384   | f <sub>CK</sub> 1/384   |  |  |  |  |
| 0   | 1               | 0       | 1   | fosc/256   | f <sub>CK</sub> 1/256   |  |  |  |  |

Note: When are setting (PF0, PF1, PF2, PF3)=(1, 1, 0, 1) and (X, X, 1, 1), the frame frequency is same as frame frequency at the time of the (PF0, PF1, PF2, PF3)=(1, 0, 1, 0) setting (fosc/896, f<sub>CK</sub>1/896).

X: don't care

(11) P1A, P1B to P12A, P12B ... General-purpose output function/PWM output function switiching control data of the general-purpose output port

These control data bits set the general-purpose output function (High or low level output) or PWM output function of the general-purpose output ports P1 to P12. However, when the S1/P1 to S12/P12 output pins arn't set the general-purpose output port, these control data bits become invalid. In addition, be careful of being unable to set a PWM output function when the external clock operating frequency is set the  $f_{CK2} = 38[kHz]typ$  (EXF="1") in external clock operating mode (OC = "1").

| 0 0 General-purpose output function (High or low level output | ) |
|---|---|
| 1 0 PWM output function (Ch1)                                 |   |
| 0 1 PWM output function (Ch2)                                 |   |
| 1   1   PWM output function (Ch3)                             |   |

Note: The data PnA, PnB (n=1 to 12) are the control data switching the general-purpose output function or PWM output function of the general-purpose output ports P1 to p12. For example, if the S10/P10 output pin is set the general-purpose output port, the general-purpose output port P10 pin is selected the PWM output function (Ch1) when (P10A, P10B) = (1, 0).

(12) P0 to P3 ... Segment output port/general-purpose output port switching control data

These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S12/P12 output pins.

|    | Contro | ol data |    |       | Output pin state |       |       |       |       |       |       |       |         |         |         |
|----|--------|---------|----|-------|------------------|-------|-------|-------|-------|-------|-------|-------|---------|---------|---------|
| P0 | P1     | P2      | P3 | S1/P1 | S2/P2            | S3/P3 | S4/P4 | S5/P5 | S6/P6 | S7/P7 | S8/P8 | S9/P9 | S10/P10 | S11/P11 | S12/P12 |
| 0  | 0      | 0       | 0  | S1    | S2               | S3    | S4    | S5    | S6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 0      | 0       | 1  | P1    | S2               | S3    | S4    | S5    | S6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 0      | 1       | 0  | P1    | P2               | S3    | S4    | S5    | S6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 0      | 1       | 1  | P1    | P2               | P3    | S4    | S5    | S6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 1      | 0       | 0  | P1    | P2               | P3    | P4    | S5    | S6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 1      | 0       | 1  | P1    | P2               | P3    | P4    | P5    | S6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 1      | 1       | 0  | P1    | P2               | P3    | P4    | P5    | P6    | S7    | S8    | S9    | S10     | S11     | S12     |
| 0  | 1      | 1       | 1  | P1    | P2               | P3    | P4    | P5    | P6    | P7    | S8    | S9    | S10     | S11     | S12     |
| 1  | 0      | 0       | 0  | P1    | P2               | P3    | P4    | P5    | P6    | P7    | P8    | S9    | S10     | S11     | S12     |
| 1  | 0      | 0       | 1  | P1    | P2               | P3    | P4    | P5    | P6    | P7    | P8    | P9    | S10     | S11     | S12     |
| 1  | 0      | 1       | 0  | P1    | P2               | P3    | P4    | P5    | P6    | P7    | P8    | P9    | P10     | S11     | S12     |
| 1  | 0      | 1       | 1  | P1    | P2               | P3    | P4    | P5    | P6    | P7    | P8    | P9    | P10     | P11     | S12     |
| 1  | 1      | 0       | 0  | P1    | P2               | P3    | P4    | P5    | P6    | P7    | P8    | P9    | P10     | P11     | P12     |

Note1: Sn (n=1 to 12)...Segment output port Pn (n=1 to 12)...General-purpose output port

Note2: When are setting (P0, P1, P2, P3)=(1, 1, 0, 1), (1, 1, 1, 0) and (1, 1, 1, 1), the all S1/P1 to S12/P12 output pins are selected the segment output port.

The table below lists the correspondence between the display data and the output pins when these pins are selected to be general-purpose output ports (general-purpose output function).

|            | Corresponden   | ce display data |
|------------|----------------|-----------------|
| Output pin | 1/4 duty drive | Static drive    |
| S1/P1      | D1             | D1              |
| S2/P2      | D5             | D2              |
| S3/P3      | D9             | D3              |
| S4/P4      | D13            | D4              |
| S5/P5      | D17            | D5              |
| S6/P6      | D21            | D6              |
| S7/P7      | D25            | D7              |
| S8/P8      | D29            | D8              |
| S9/P9      | D33            | D9              |
| S10/P10    | D37            | D10             |
| S11/P11    | D41            | D11             |
| S12/P12    | D45            | D12             |

For example, if the circuit is operated in 1/4 duty and the S4/P4 output pin is selected to be a general-purpose output port and is set general-purpose output function, the S4/P4 output pin will output a high (V<sub>LCD</sub>) level when the display data D13 is 1, and will output a low (V<sub>SS</sub>) level when D13 is 0.

| Display Da | ata and | Display | y Blinki | ing Con | trol Data and         | d | Output Pir | o Corre | sponde | nce (1/ | 4 Duty | Drive)                |
|------------|---------|---------|----------|---------|-----------------------|---|------------|---------|--------|---------|--------|-----------------------|
| Output pin | COM1    | COM2    | COM3     | COM4    | Blinking control data |   | Output pin | COM1    | COM2   | COM3    | COM4   | Blinking control data |
| S1/P1      | D1      | D2      | D3       | D4      | BD1                   |   | S19        | D73     | D74    | D75     | D76    | BD19                  |
| S2/P2      | D5      | D6      | D7       | D8      | BD2                   | F | S20        | D77     | D78    | D79     | D80    | BD20                  |
| S3/P3      | D9      | D10     | D11      | D12     | BD3                   |   | S21        | D81     | D82    | D83     | D84    | BD21                  |
| S4/P4      | D13     | D14     | D15      | D16     | BD4                   |   | S22        | D85     | D86    | D87     | D88    | BD22                  |
| S5/P5      | D17     | D18     | D19      | D20     | BD5                   |   | S23        | D89     | D90    | D91     | D92    | BD23                  |
| S6/P6      | D21     | D22     | D23      | D24     | BD6                   |   | S24        | D93     | D94    | D95     | D96    | BD24                  |
| S7/P7      | D25     | D26     | D27      | D28     | BD7                   |   | S25        | D97     | D98    | D99     | D100   | BD25                  |
| S8/P8      | D29     | D30     | D31      | D32     | BD8                   | Ī | S26        | D101    | D102   | D103    | D104   | BD26                  |
| S9/P9      | D33     | D34     | D35      | D36     | BD9                   |   | S27        | D105    | D106   | D107    | D108   | BD27                  |
| S10/P10    | D37     | D38     | D39      | D40     | BD10                  | F | S28        | D109    | D110   | D111    | D112   | BD28                  |
| S11/P11    | D41     | D42     | D43      | D44     | BD11                  |   | S29        | D113    | D114   | D115    | D116   | BD29                  |
| S12/P12    | D45     | D46     | D47      | D48     | BD12                  |   | S30        | D117    | D118   | D119    | D120   | BD30                  |
| S13        | D49     | D50     | D51      | D52     | BD13                  |   | S31        | D121    | D122   | D123    | D124   | BD31                  |
| S14        | D53     | D54     | D55      | D56     | BD14                  |   | S32        | D125    | D126   | D127    | D128   | BD32                  |
| S15        | D57     | D58     | D59      | D60     | BD15                  |   | S33        | D129    | D130   | D131    | D132   | BD33                  |
| S16        | D61     | D62     | D63      | D64     | BD16                  | ſ | S34        | D133    | D134   | D135    | D136   | BD34                  |
| S17        | D65     | D66     | D67      | D68     | BD17                  |   | S35        | D137    | D138   | D139    | D140   | BD35                  |
| S18        | D69     | D70     | D71      | D72     | BD18                  |   | S36        | D141    | D142   | D143    | D144   | BD36                  |
|            |         |         |          |         |                       | Ī | S37/OSCI   | D145    | D146   | D147    | D148   | BD37                  |

### Display Data and Display Blinking Control Data and Output Pin Correspondence (1/4 Duty Drive)

 S37/OSCI
 D145
 D146
 D147
 D148
 BD37

 Note: This table assumes that pins S1/P1 to S12/P12 and S37/OSCI are configured for segment output.
 S37/OSCI
 S37/OSCI<

For example, the table below lists the output states for the S21 output pin.

|     | Displa | y data |     | Blinking control data |  |
|-----|--------|--------|-----|-----------------------|--|
| D81 | D82    | D83    | D84 | BD21                  | Output pin (S21) state   |
| 0   | 0      | 0      | 0   | 0                     | The LCD segments corresponding to COM1, COM2, COM3, and COM4 are off.      |
| 0   | 0      | 0      | 1   | 0                     | The LCD segment corresponding to COM4 is on.                               |
| 0   | 0      | 1      | 0   | 0                     | The LCD segment corresponding to COM3 is on.                               |
| 0   | 0      | 1      | 1   | 0                     | The LCD segments corresponding to COM3 and COM4 are on.                    |
| 0   | 1      | 0      | 0   | 0                     | The LCD segment corresponding to COM2 is on.                               |
| 0   | 1      | 0      | 1   | 0                     | The LCD segments corresponding to COM2 and COM4 are on.                    |
| 0   | 1      | 1      | 0   | 0                     | The LCD segments corresponding to COM2 and COM3 are on.                    |
| 0   | 1      | 1      | 1   | 0                     | The LCD segments corresponding to COM2, COM3, and COM4 are on.             |
| 1   | 0      | 0      | 0   | 0                     | The LCD segment corresponding to COM1 is on.                               |
| 1   | 0      | 0      | 1   | 0                     | The LCD segments corresponding to COM1 and COM4 are on.                    |
| 1   | 0      | 1      | 0   | 0                     | The LCD segments corresponding to COM1 and COM3 are on.                    |
| 1   | 0      | 1      | 1   | 0                     | The LCD segments corresponding to COM1, COM3, and COM4 are on.             |
| 1   | 1      | 0      | 0   | 0                     | The LCD segments corresponding to COM1 and COM2 are on.                    |
| 1   | 1      | 0      | 1   | 0                     | The LCD segments corresponding to COM1, COM2, and COM4 are on.             |
| 1   | 1      | 1      | 0   | 0                     | The LCD segments corresponding to COM1, COM2, and COM3 are on.             |
| 1   | 1      | 1      | 1   | 0                     | The LCD segments corresponding to COM1, COM2, COM3, and COM4 are on.       |
| 0   | 0      | 0      | 0   | 1                     | The LCD segments corresponding to COM1, COM2, COM3, and COM4 are off.      |
| 0   | 1      | 0      | 1   | 1                     | The LCD segments corresponding to COM2 and COM4 are blinking.              |
| 1   | 0      | 1      | 0   | 1                     | The LCD segments corresponding to COM1 and COM3 are blinking.              |
| 1   | 1      | 1      | 1   | 1                     | The LCD segments corresponding to COM1, COM2, COM3, and COM4 are blinking. |

| Output pin | COM1 | Blinking control data |   | Output pin | COM1 | Blinking control data |
|------------|------|-----------------------|---|------------|------|-----------------------|
| S1/P1      | D1   | BD1                   |   | S19        | D19  | BD19                  |
| S2/P2      | D2   | BD2                   |   | S20        | D20  | BD20                  |
| S3/P3      | D3   | BD3                   |   | S21        | D21  | BD21                  |
| S4/P4      | D4   | BD4                   |   | S22        | D22  | BD22                  |
| S5/P5      | D5   | BD5                   |   | S23        | D23  | BD23                  |
| S6/P6      | D6   | BD6                   |   | S24        | D24  | BD24                  |
| S7/P7      | D7   | BD7                   |   | S25        | D25  | BD25                  |
| S8/P8      | D8   | BD8                   |   | S26        | D26  | BD26                  |
| S9/P9      | D9   | BD9                   |   | S27        | D27  | BD27                  |
| S10/P10    | D10  | BD10                  |   | S28        | D28  | BD28                  |
| S11/P11    | D11  | BD11                  |   | S29        | D29  | BD29                  |
| S12/P12    | D12  | BD12                  |   | S30        | D30  | BD30                  |
| S13        | D13  | BD13                  |   | S31        | D31  | BD31                  |
| S14        | D14  | BD14                  |   | S32        | D32  | BD32                  |
| S15        | D15  | BD15                  |   | S33        | D33  | BD33                  |
| S16        | D16  | BD16                  |   | S34        | D34  | BD34                  |
| S17        | D17  | BD17                  |   | S35        | D35  | BD35                  |
| S18        | D18  | BD18                  |   | S36        | D36  | BD36                  |
|            |      |                       | - | S37/OSCI   | D37  | BD37                  |

Display Data and Display Blinking Control Data and Output Pin Correspondence (Static Drive)

Note: This table assumes that pins S1/P1 to S12/P12 and S37/OSCI are configured for segment output.

For example, the table below lists the output states for the S21 output pin.

| Display data | Blinking control data |  |
|--------------|-----------------------|--|
| D21          | BD21                  | Output pin (S21) state                             |
| 0            | 0                     | The LCD segment corresponding to COM1 is off.      |
| 1            | 0                     | The LCD segment corresponding to COM1 is on.       |
| 0 1          |                       | The LCD segment corresponding to COM1 is off.      |
| 1            | 1                     | The LCD segment corresponding to COM1 is blinking. |

# Output waveforms (1/4-Duty 1/3-Bias Drive Scheme) fo[Hz]

|                                      |   |      |      | TOL    | ΠΖ]     |        |         |                   |         |         |      |         |  |
|--------------------------------------|---|------|------|--------|---------|--------|---------|-------------------|---------|---------|------|---------|--|
| COM1                                 |   |      |      |        |         |        |         |                   |         |         |      |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V<br>VLCD |
| COM2                                 |   |      |      |        |         |        | ┥╽      | ┢                 |         |         | ╎└   | _       | 2/3VLCD<br>1/3VLCD<br>0V                 |
| COM3                                 |   |      |      |        |         | ┶┙     | ┶┲      |                   |         |         | ╷┍   |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V<br>VLCD |
| COM4                                 |   |      | ┶    |        |         |        | ┶┶      | <mark>٦</mark> ـ٢ |         |         | ┶┢   |         | 2/3VLCD<br>1/3VLCD<br>0V                 |
|                                      | when all LCD segments<br>COM1, COM2, COM3, and  |      |      |        |         |        |         |                   |         |         |      |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V<br>VLCD |
| LCD driver output corresponding to 0 | when only LCD segments<br>COM1 are on.  |      |      |        |         | -      | ┝       |                   |         | ╢       |      |         | 2/3VLCD<br>1/3VLCD<br>0V                 |
| LCD driver output corresponding to C | when only LCD segments<br>COM2 are on.  |      |      |        |         | -1     | ┪       |                   |         |         | ╢    |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V<br>VLCD |
|                                      | when LCD segments<br>COM1 and COM2 are on.  |      |      |        |         | -1     |         |                   |         | ╢       | ľ    |         | 2/3VLCD<br>1/3VLCD<br>0V<br>VLCD         |
| LCD driver output corresponding to 0 | when only LCD segments<br>COM3 are on.  |      | ſ    |        |         |        |         | √                 |         |         |      |         | 2/3VLCD<br>1/3VLCD<br>0V<br>VLCD         |
|                                      | when LCD segments<br>COM1 and COM3 are on.  |      |      |        |         | -      | ┝┝      | √                 |         | ╢       |      |         | 2/3VLCD<br>1/3VLCD<br>0V                 |
|                                      | when LCD segments<br>COM2 and COM3 are on.  |      |      |        |         | -      | ╢       |                   |         |         | ╢    |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V         |
|                                      | when LCD segments<br>COM1, COM2, and COM3   |      |      |        |         | -1     |         |                   |         | ╢       | U    |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V         |
| LCD driver output corresponding to C | when only LCD segments<br>COM4 are on.  |      |      |        | -       |        |         |                   | ┧       |         |      |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V         |
| corresponding to C                   | when LCD segments<br>COM2 and COM4 are on.  |      |      |        |         |        | ┧       |                   | ╢       |         | ╢    |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V         |
|                                      | LCD driver output when all LCD segments<br>corresponding to COM1, COM2, COM3, and<br>COM4 are on. |      |      |        |         |        |         |                   |         |         |      |         | VLCD<br>2/3VLCD<br>1/3VLCD<br>0V         |
| Control data                         | Co  | mmon | /sea | ment c | utput   | wavefr | orm fra | me fre            | aueno   | cv foľ⊦ | -Iz] |         |  |
|                                      | Internal oscillator operating mo  |      | Jogi |        |         |        | erating |                   | -1-0-10 |         |      | clock o | perating mode                            |
|                                      | internal oscillator operating fill  | 100  |      |        | 101 010 | or ope | auny    |                   |         | Ľ)      | dl   |         | scrating mode                            |

| C           | Control dat | a | Common/segment output waveform frame frequency fo[Hz]                                 |  |   |  |  |  |  |  |
|-------------|-------------|---|---|--|---|--|--|--|--|--|
| FC0 FC1 FC2 |             |   | Internal oscillator operating mode<br>(The control data OC is 0,<br>fosc=300[kHz]typ) | External clock operating mode<br>(The control data OC is 1<br>and EXF is 0, f <sub>CK</sub> 1=300[kHz]typ) | External clock operating mode<br>(The control data OC is 1<br>and EXF is 1, f <sub>CK</sub> 2=38[kHz]typ) |  |  |  |  |  |
| 0           | 0           | 0 | fosc/4608   | f <sub>CK</sub> 1/4608   | f <sub>CK</sub> 2/576   |  |  |  |  |  |
| 0           | 0           | 1 | fosc/3456   | f <sub>CK</sub> 1/3456   | f <sub>CK</sub> 2/432   |  |  |  |  |  |
| 0           | 1           | 0 | fosc/3072   | f <sub>CK</sub> 1/3072   | fCK2/384  |  |  |  |  |  |
| 0           | 1           | 1 | fosc/2304   | f <sub>CK</sub> 1/2304   | f <sub>CK</sub> 2/288   |  |  |  |  |  |
| 1           | 0           | 0 | fosc/1536   | f <sub>CK</sub> 1/1536   | fCK <sup>2/192</sup>  |  |  |  |  |  |
| 1           | 0           | 1 | fosc/1152   | f <sub>CK</sub> 1/1152   | fCK <sup>2/144</sup>  |  |  |  |  |  |
| 1 1 0       |             |   | fosc/768  | f <sub>CK</sub> 1/768  | f <sub>CK</sub> 2/96  |  |  |  |  |  |

Note: When is setting (FC0, FC1, FC2) = (1, 1, 1), the frame frequency is same as frame frequency at the time of the (FC0, FC1, FC2) = (0, 1, 0) setting (fosc/3072, f<sub>CK</sub>1/3072, f<sub>CK</sub>2/384).


VLCD

ov V<sub>LCD</sub>

ov V<sub>LCD</sub>

0V

#### **Output waveforms (Static Drive Scheme)**



| C   | Control dat | a   | Common/segment output waveform frame frequency fo[Hz]                                 |  |   |  |  |  |  |  |  |
|-----|-------------|-----|---|--|---|--|--|--|--|--|--|
| FC0 | FC1         | FC2 | Internal oscillator operating mode<br>(The control data OC is 0,<br>fosc=300[kHz]typ) | External clock operating mode<br>(The control data OC is 1<br>and EXF is 0, f <sub>CK</sub> 1=300[kHz]typ) | External clock operating mode<br>(The control data OC is 1<br>and EXF is 1, f <sub>CK</sub> 2=38[kHz]typ) |  |  |  |  |  |  |
| 0   | 0           | 0   | fosc/4608   | f <sub>CK</sub> 1/4608   | f <sub>CK</sub> 2/576   |  |  |  |  |  |  |
| 0   | 0           | 1   | fosc/3456   | f <sub>CK</sub> 1/3456   | f <sub>CK</sub> 2/432   |  |  |  |  |  |  |
| 0   | 1           | 0   | fosc/3072   | f <sub>CK</sub> 1/3072   | f <sub>CK</sub> 2/384   |  |  |  |  |  |  |
| 0   | 1           | 1   | fosc/2304   | f <sub>CK</sub> 1/2304   | f <sub>CK</sub> 2/288   |  |  |  |  |  |  |
| 1   | 0           | 0   | fosc/1536   | f <sub>CK</sub> 1/1536   | f <sub>CK</sub> 2/192   |  |  |  |  |  |  |
| 1   | 0           | 1   | fosc/1152   | fCK1/1152  | fCK2/144  |  |  |  |  |  |  |
| 1   | 1           | 0   | fosc/768  | f <sub>CK</sub> 1/768  | f <sub>CK</sub> 2/96  |  |  |  |  |  |  |

Note: When is setting (FC0, FC1, FC2) = (1, 1, 1), the frame frequency is same as frame frequency at the time of the (FC0, FC1, FC2) = (0, 1, 0) setting (fosc/3072, f<sub>CK</sub>1/3072, f<sub>CK</sub>2/384).

### **PWM output waveforms**

|     | Pn (PWM output Ch1) | <(56/64)×Tp | <br>(56/64)×Tp | V <sub>LCD</sub><br>V <sub>SS</sub>     |
|-----|---------------------|-------------|----------------|---|
| (1) | Pn (PWM output Ch2) | (48/64)×Tp  | (48/64)×Tp     | V <sub>LCD</sub><br>V <sub>SS</sub>     |
|     | Pn (PWM output Ch3) | (40/64)×Tp  | (40/64)×Tp     | — v <sub>LCD</sub><br>— v <sub>SS</sub> |
|     | Pn (PWM output Ch1) | (8/64)×Tp   | (8/64)×Tp      | — V <sub>LCD</sub><br>— V <sub>SS</sub> |
| (2) | Pn (PWM output Ch2) | (16/64)×Tp  | (16/64)×Tp     | V <sub>LCD</sub><br>V <sub>SS</sub>     |
|     | Pn (PWM output Ch3) | (24/64)×Tp  | (24/64)×Tp     | — V <sub>LCD</sub><br>— V <sub>SS</sub> |
|     | Pn (PWM output Ch1) | (32/64)×Tp  | (32/64)×Tp     | — V <sub>LCD</sub><br>— V <sub>SS</sub> |
| (3) | Pn (PWM output Ch2) | (32/64)×Tp  | (32/64)×Tp     | — V <sub>LCD</sub><br>— V <sub>SS</sub> |
|     | Pn (PWM output Ch3) | (32/64)×Tp  | (32/64)×Tp     | — V <sub>LCD</sub><br>— V <sub>SS</sub> |
|     | Pn (n=1 to 12)      | < Tp <      |                | Tp= $\frac{1}{\text{fp}}$               |

|     | Control data |     |     |     |     |     |     |     |     |     |     | PWM output |     |     |     |     |     |           |
|-----|--------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------------|-----|-----|-----|-----|-----|-----------|
| W10 | W11          | W12 | W13 | W14 | W15 | W20 | W21 | W22 | W23 | W24 | W25 | W30        | W31 | W32 | W33 | W34 | W35 | waveforms |
| 1   | 1            | 1   | 0   | 1   | 1   | 1   | 1   | 1   | 1   | 0   | 1   | 1          | 1   | 1   | 0   | 0   | 1   | (1)       |
| 1   | 1            | 1   | 0   | 0   | 0   | 1   | 1   | 1   | 1   | 0   | 0   | 1          | 1   | 1   | 0   | 1   | 0   | (2)       |
| 1   | 1            | 1   | 1   | 1   | 0   | 1   | 1   | 1   | 1   | 1   | 0   | 1          | 1   | 1   | 1   | 1   | 0   | (3)       |

|     | Contro | ol data |     | PWM output waveform frame frequency fp[Hz]   |   |  |  |  |  |  |
|-----|--------|---------|-----|--|---|--|--|--|--|--|
| PF0 | PF1    | PF2     | PF3 | Internal oscillator operating mode<br>(The control data OC is 0,<br>fosc=300[kHz] typ) | External clock operating mode<br>(The control data OC is 1 and<br>EXF is 0, f <sub>CK</sub> 1=300[kHz] typ) |  |  |  |  |  |
| 0   | 0      | 0       | 0   | fosc/1536  | f <sub>CK</sub> 1/1536  |  |  |  |  |  |
| 1   | 0      | 0       | 0   | fosc/1408  | f <sub>CK</sub> 1/1408  |  |  |  |  |  |
| 0   | 1      | 0       | 0   | fosc/1280  | f <sub>CK</sub> 1/1280  |  |  |  |  |  |
| 1   | 1      | 0       | 0   | fosc/1152  | f <sub>CK</sub> 1/1152  |  |  |  |  |  |
| 0   | 0      | 1       | 0   | fosc/1024  | f <sub>CK</sub> 1/1024  |  |  |  |  |  |
| 1   | 0      | 1       | 0   | fosc/896   | f <sub>CK</sub> 1/896   |  |  |  |  |  |
| 0   | 1      | 1       | 0   | fosc/768   | f <sub>CK</sub> 1/768   |  |  |  |  |  |
| 1   | 1      | 1       | 0   | fosc/640   | f <sub>CK</sub> 1/640   |  |  |  |  |  |
| 0   | 0      | 0       | 1   | fosc/512   | f <sub>CK</sub> 1/512   |  |  |  |  |  |
| 1   | 0      | 0       | 1   | fosc/384   | f <sub>CK</sub> 1/384   |  |  |  |  |  |
| 0   | 1      | 0       | 1   | fosc/256   | f <sub>CK</sub> 1/256   |  |  |  |  |  |

Note1: When is setting (PF0, PF1, PF2, PF3) = (1, 1, 0, 1) and (X, X, 1, 1), the frame frequency is same as frame frequency at the time of the (PF0, PF1, PF2, PF3) = (1, 0, 1, 0) setting (fosc/896, f<sub>CK</sub>1/896). X: don't care

## Display Control and the INH Pin

Since the LSI internal data (1/4 duty drive : the display data D1 to D148 and the control data, Static drive : the display data D1 to D37 and the control data) is undefined when power is first applied, applications should set the INH pin low at the same time as power is applied to turn off the display (This sets the S1/P1 to S12/P12, S13 to S36, COM4 to COM1, and S37/OSCI pins to the VSS level.) and during this period send serial data from the controller. The controller should then set the INH pin high after the data transfer has completed. This procedure prevents meaningless display at power on.

(See Figure 4 and Figure 5.)

#### Notes on the Power On/Off Sequences

Applications should observe the following sequences when turning the LC75890 power on and off.


(See Figures 4 and Figure 5.)

• At power on : Logic block power supply (V\_DD) on  $\rightarrow$  LCD driver block power supply (V\_LCD) on

• At power off : LCD driver block power supply (V<sub>LCD</sub>) off  $\rightarrow$  Logic block power supply (V<sub>DD</sub>) off


However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time.

(1)1/4 duty drive



Note1 : t1≥0 t2>0 t3≥0 (t2>t3) tc ... 10 µs min

[Figure 4]



Note1 : t1≥0 t2>0 t3≥0 (t2>t3) tc ... 10 µs min


[Figure 5]

### Notes on Controller Transfer of Display Data

When using the LC75890 in 1/4 duty, applications transfer the display data (D1 to D148) in three operations. In either case, applications should transfer all of the display data within 30 ms to maintain the quality of displayed image.

### S37/OSCI Pin Peripheral Circuit


(1) Internal oscillator operating mode (control data OC = 0) Connect the S37/OSCI pin to the LCD panel when the internal oscillator operating mode is selected.



(2) External clock operating mode (control data OC = 1)


When the external clock operating mode is selected, insert a current protection resistor Rg (2.2 to 22 k $\Omega$ ) between the S37/OSCI pin and external clock output pin (external oscillator). Determine the value of the resistance according to the allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.

In addition, the following conditions must be met :  $V_{DD} \le V_{LCD}$ .




(3) Unused pin treatment

When the S37/OSCI pin is not to be used, select the internal oscillator operating mode (setting control data OC to 0) to keep the pin open.





## P1 to P12 pin peripheral circuit

It is recommended the circuit shown below be used to adjust the brightness of the LED backlight using the PWM output P1 to P12



## Sample Applications Circuit 1






\*4 Connect the S37/OSCI pin to the LCD panel in the internal oscillator operating mode and insert a current protection resistor Rg(2.2 to 22 k $\Omega$ ) between the S37/OSCI pin and external clock output pin (external oscillator) in the external clock operating mode. (See "S37/OSCI Pin Peripheral Circuit")

## **Sample Applications Circuit 2**

Static Drive



\*4 Connect the S37/OSCI pin to the LCD panel in the internal oscillator operating mode and insert a current protection resistor Rg(2.2 to 22 k $\Omega$ ) between the S37/OSCI pin and external clock output pin (external oscillator) in the external clock operating mode. (See "S37/OSCI Pin Peripheral Circuit")

#### **ORDERING INFORMATION**

| Device      | Package   | Shipping (Qty / Packing) |  |  |  |  |
|-------------|---|--------------------------|--|--|--|--|
| LC75890W-2H | SQFP80 12x12 / SQFP80<br>(Pb-Free / Halogen Free) | 1250 / Tray JEDEC        |  |  |  |  |
| LC75890W-NH | SQFP80 12x12 / SQFP80<br>(Pb-Free / Halogen Free) | 1000 / Tape & Reel       |  |  |  |  |

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub\_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out d, directly or indirectly or any claim of personal injury or death associated with such unintended or unauthorized tor bese at ton X demices in the ded or u