

SEMICONDUCTOR®

# KA555 Single Timer

### Features

- High Current Drive Capability (200mA)
- Adjustable Duty Cycle
- Temperature Stability of 0.005%/°C
- Timing From µsec to Hours
- Turn Off Time Less Than 2µsec

### **Applications**


- Precision Timing
- Pulse Generation
- Time Delay Generation
- Sequential Timing

### Description

The KA555 is a highly stable controller capable of producing accurate timing pulses. With a monostable operation, the time delay is controlled by one external resistor and one capacitor. With an astable operation, the frequency and duty cycle are accurately controlled by two external resistors and one capacitor.



### Internal Block Diagram



## Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	16	V
Lead Temperature (Soldering 10sec)	TLEAD	300	°C
Power Dissipation	PD	600	mW
Operating Temperature Range KA555/KA555I	TOPR	0 ~ +70 / -40 ~ +85	°C
Storage Temperature Range	TSTG	-65 ~ +150	°C

### **Electrical Characteristics**

 $(T_A = 25^{\circ}C, V_{CC} = 5 \sim 15V, unless otherwise specified)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	-	4.5	-	16	V
Supply Current (Low Stable)	1	VCC = 5V, RL = ∞	-	3	6	mA
(Note1)	ICC	V <sub>CC</sub> = 15V, R <sub>L</sub> = ∞	-	7.5	15	mA
Timing Error (MonoStable) Initial Accuracy (Note2) Drift with Temperature (Note4) Drift with Supply Voltage (Note4)	ACCUR Δt/ΔT Δt/ΔVCC	RA = 1kΩ to100kΩ C = 0.1μF	-	1.0 50 0.1	3.0 0.5	% ppm/°C %/V
Timing Error (Astable) Initial Accuracy (Note2) Drift with Temperature (Note4) Drift with Supply Voltage (Note4)	ACCUR Δt/ΔT Δt/ΔVCC	$R_A = 1k\Omega$ to $100k\Omega$ $C = 0.1\mu F$	-	2.25 150 0.3	-	% ppm/°C %/V
Control Voltage	Vcc	VCC = 15V	9.0	10.0	11.0	V
Control Voltage		VCC = 5V	2.6	3.33	4.0	V
Threshold Voltage	Vтн	VCC = 15 V	-	10.0	-	V
Theshold voltage	VIH	VCC = 5V	-	3.33	-	V
Threshold Current (Note3)	ITH	-	-	0.1	0.25	μΑ
Trigger Voltage	VTR	VCC = 5V	1.1	1.67	2.2	V
55 5		VCC = 15V	4.5	5	5.6	V
Trigger Current	ITR	VTR = 0V		0.01	2.0	μA
Reset Voltage	Vrst	•	0.4	0.7	1.0	V
Reset Current	IRST	-		0.1	0.4	mA
Low Output Voltage	Vol	V <sub>CC</sub> = 15V ISINK = 10mA ISINK = 50mA	-	0.06 0.3	0.25 0.75	V V
		VCC = 5V ISINK = 5mA	-	0.05	0.35	V
High Output Voltage	Vон	VCC = 15V ISOURCE = 200mA ISOURCE = 100mA	12.75	12.5 13.3	-	V V
		V <sub>CC</sub> = 5V ISOURCE = 100mA	2.75	3.3	-	V
Rise Time of Output (Note4)	tR	-	-	100	-	ns
Fall Time of Output (Note4)	tF	-	-	100	-	ns
Discharge Leakage Current	ILKG	-	-	20	100	nA

#### Notes:

1. When the output is high, the supply current is typically 1mA less than at  $V_{CC} = 5V$ .

- 2. Tested at VCC = 5.0V and VCC = 15V.
- 3. This will determine the maximum value of R<sub>A</sub> + R<sub>B</sub> for 15V operation, the max. total R =  $20M\Omega$ , and for 5V operation, the max. total R =  $6.7M\Omega$ .
- 4. These parameters, although guaranteed, are not 100% tested in production.

### **Application Information**

Table1 below is the basic operating table of 555 timer:

Threshold Voltage (Vth)(Pin6)	Trigger Voltage (Vtr)(Pin2)	Reset(Pin4)	Output(Pin3)	Discharging Tr. (Pin7)
Don't care	Don't care	Low	Low	ON
Vth > 2Vcc / 3	Vth > 2Vcc / 3	High	Low	ON
Vcc / 3 < V <sub>th</sub> < 2 Vcc / 3	Vcc / 3 < V <sub>th</sub> < 2 Vcc / 3	High	-	-
V <sub>th</sub> < Vcc / 3	V <sub>th</sub> < Vcc / 3	High	High	OFF

Table 1. Basic Operating Table

When the low signal input is applied to the reset terminal, the timer output remains low regardless of the threshold voltage or the trigger voltage. Only when the high signal is applied to the reset terminal, the timer's output changes according to threshold voltage and trigger voltage.

When the threshold voltage exceeds 2/3 of the supply voltage while the timer output is high, the timer's internal discharge Tr. turns on, lowering the threshold voltage to below 1/3 of the supply voltage. During this time, the timer output is maintained low. Later, if a low signal is applied to the trigger voltage so that it becomes 1/3 of the supply voltage, the timer's internal discharge Tr. turns off, increasing the threshold voltage and driving the timer output again at high.

10

10

10

10

10

Capacitance(uF)

#### 1. MonoStable Operation





Figure 1. Monoatable Circuit



Time Delay(s) Figure 2. Resistance and Capacitance vs.

10

10

10

10

, IVG

1049

100Kg

MP.

, OH

10

10




Figure 3. Waveforms of Monostable Operation

Figure 1 illustrates a monostable circuit. In this mode, the timer generates a fixed pulse whenever the trigger voltage falls below Vcc/3. When the trigger pulse voltage applied to the #2 pin falls below Vcc/3 while the timer output is low, the timer's internal flip-flop turns the discharging Tr. off and causes the timer output to become high by charging the external capacitor C1 and setting the flip-flop output at the same time.

The voltage across the external capacitor C1, VC1 increases exponentially with the time constant t=RA\*C and reaches 2Vcc/3 at td=1.1RA\*C. Hence, capacitor C1 is charged through resistor RA. The greater the time constant RAC, the longer it takes for the VC1 to reach 2Vcc/3. In other words, the time constant RAC controls the output pulse width.

When the applied voltage to the capacitor C1 reaches 2Vcc/3, the comparator on the trigger terminal resets the flip-flop, turning the discharging Tr. on. At this time, C1 begins to discharge and the timer output converts to low.

In this way, the timer operating in the monostable repeats the above process. Figure 2 shows the time constant relationship based on R<sub>A</sub> and C. Figure 3 shows the general waveforms during the monostable operation.

It must be noted that, for a normal operation, the trigger pulse voltage needs to maintain a minimum of Vcc/3 before the timer output turns low. That is, although the output remains unaffected even if a different trigger pulse is applied while the output is high, it may be affected and the waveform does not operate properly if the trigger pulse voltage at the end of the output pulse remains at below Vcc/3. Figure 4 shows such a timer output abnormality.




Figure 4. Waveforms of Monostable Operation (abnormal)

#### 2. Astable Operation




Figure 5. Astable Circuit






Figure 6. Capacitance and Resistance vs. Frequency




 $R_A = 1k\Omega$ ,  $R_B = 1k\Omega$ ,  $R_L = 1kW$ , C1 = 1uF, Vcc = 5V



An astable timer operation is achieved by adding resistor R<sub>B</sub> to Figure 1 and configuring as shown on Figure 5. In the astable operation, the trigger terminal and the threshold terminal are connected so that a self-trigger is formed, operating as a multi vibrator. When the timer output is high, its internal discharging Tr. turns off and the V<sub>C1</sub> increases by exponential function with the time constant ( $R_A$ + $R_B$ )\*C.

When the V<sub>C1</sub>, or the threshold voltage, reaches 2Vcc/3, the comparator output on the trigger terminal becomes high, resetting the F/F and causing the timer output to become low. This in turn turns on the discharging Tr. and the C1 discharges through the discharging channel formed by R<sub>B</sub> and the discharging Tr. When the V<sub>C1</sub> falls below Vcc/3, the comparator output on the trigger terminal becomes high and the timer output becomes high again. The discharging Tr. turns off and the V<sub>C1</sub> rises again.

In the above process, the section where the timer output is high is the time it takes for the V<sub>C1</sub> to rise from Vcc/3 to 2Vcc/3, and the section where the timer output is low is the time it takes for the V<sub>C1</sub> to drop from 2Vcc/3 to Vcc/3. When timer output is high, the equivalent circuit for charging capacitor C1 is as follows:



$$C_{1} \frac{dv_{C1}}{dt} = \frac{V_{CC} - V(0)}{R_{A} + R_{B}}$$
(1)  
$$V_{C1}(0+) = V_{CC}/3$$
(2)  
$$V_{C1}(t) = V_{CC} \left(1 - \frac{2}{3}e - \left(-\frac{t}{(R_{A} + R_{B})C1}\right)\right)$$
(3)

Since the duration of the timer output high state(tH) is the amount of time it takes for the VC1(t) to reach 2Vcc/3,

$$V_{C1}(t) = \frac{2}{3}V_{CC} = V_{CC}\left(1 - \frac{2}{3}e - \left(-\frac{t_{H}}{(R_{A} + R_{B})C1}\right)\right)$$
(4)  
$$t_{H} = C_{1}(R_{A} + R_{B})\ln 2 = 0.693(R_{A} + R_{B})C_{1}$$
(5)

The equivalent circuit for discharging capacitor C1, when timer output is low, is as follows:

$$C1 \stackrel{R_{B}}{\stackrel{}{\longrightarrow}} V_{C1}(0-)=2Vcc/3 \qquad \equiv \begin{cases} R_{D} \\ R_{D} \\$$

$$C_{1} \frac{dv_{C1}}{dt} + \frac{1}{R_{A} + R_{B}} V_{C1} = 0 \qquad (6)$$

$$V_{C1}(t) = \frac{2}{3} V_{CC} e^{-\frac{t}{(R_{A} + R_{D})C1}} \qquad (7)$$

Since the duration of the timer output low state(tL) is the amount of time it takes for the VC1(t) to reach Vcc/3,

$$\frac{1}{3}V_{CC} = \frac{2}{3}V_{CC}e^{-\frac{t_L}{(R_A + R_D)C1}}$$
(8)  
$$t_L = C_1(R_B + R_D)In2 = 0.693(R_B + R_D)C_1$$
(9)


Since RD is normally  $R_B >> R_D$  although related to the size of discharging Tr.,  $t_L=0.693R_BC_1$  (10)

Consequently, if the timer operates in astable, the period is the same with  $T=t_H+t_L=0.693(RA+RB)C_1+0.693RBC_1=0.693(RA+2RB)C_1$  because the period is the sum of the charge time and discharge time. And since frequency is the reciprocal of the period, the following applies.

frequency, 
$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C_1}$$
 (11)

#### 3. Frequency divider

By adjusting the length of the timing cycle, the basic circuit of Figure 1 can be made to operate as a frequency divider. Figure 8. illustrates a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.



 $R_{A}$ =9.1k $\Omega$ ,  $R_{L}$ =1k $\Omega$ , C1=0.01uF, Vcc=5V

Figure 8. Waveforms of Frequency Divider Operation

#### 4. Pulse Width Modulation

The timer output waveform may be changed by modulating the control voltage applied to the timer's pin 5 and changing the reference of the timer's internal comparators. Figure 9 illustrates the pulse width modulation circuit.

When the continuous trigger pulse train is applied in the monostable mode, the timer output width is modulated according to the signal applied to the control terminal. Sine wave as well as other waveforms may be applied as a signal to the control terminal. Figure 10 shows the example of pulse width modulation waveform.





Figure 9. Circuit for Pulse Width Modulation



#### 5. Pulse Position Modulation

If the modulating signal is applied to the control terminal while the timer is connected for the astable operation as in Figure 11, the timer becomes a pulse position modulator.

In the pulse position modulator, the reference of the timer's internal comparators is modulated which in turn modulates the timer output according to the modulation signal applied to the control terminal.

Figure 12 illustrates a sine wave for modulation signal and the resulting output pulse position modulation : however, any wave shape could be used.






Figure 11. Circuit for Pulse Position Modulation







Figure 12. Waveforms of pulse position modulation

#### 6. Linear Ramp

When the pull-up resistor RA in the monostable circuit shown in Figure 1 is replaced with constant current source, the  $V_{C1}$  increases linearly, generating a linear ramp. Figure 13 shows the linear ramp generating circuit and Figure 14 illustrates the generated linear ramp waveforms.







#### Figure 14. Waveforms of Linear Ramp

In Figure 13, current source is created by PNP transistor Q1 and resistor R1, R2, and RE.

$$I_{C} = \frac{V_{CC} - V_{E}}{R_{E}}$$
(12)  
Here,  $V_{E}$  is  
$$V_{E} = V_{BE} + \frac{R_{2}}{R_{1} + R_{2}} V_{CC}$$
(13)

For example, if Vcc=15V, RE=20k $\Omega$ , R1=5kW, R2=10k $\Omega$ , and VBE=0.7V, VE=0.7V+10V=10.7V Ic=(15-10.7)/20k=0.215mA

When the trigger starts in a timer configured as shown in Figure 13, the current flowing through capacitor C1 becomes a

constant current generated by PNP transistor and resistors.

Hence, the  $V_C$  is a linear ramp function as shown in Figure 14. The gradient S of the linear ramp function is defined as follows:

$$S = \frac{V_{p-p}}{T} \qquad (14)$$

Here the Vp-p is the peak-to-peak voltage. If the electric charge amount accumulated in the capacitor is divided by the capacitance, the V<sub>C</sub> comes out as follows:

V=Q/C (15)

The above equation divided on both sides by T gives us

$$\frac{V}{T} = \frac{Q/T}{C}$$
(16)

and may be simplified into the following equation.

In other words, the gradient of the linear ramp function appearing across the capacitor can be obtained by using the constant current flowing through the capacitor.

If the constant current flow through the capacitor is 0.215mA and the capacitance is 0.02uF, the gradient of the ramp function at both ends of the capacitor is S=0.215m/0.022u=9.77V/ms.

**Dimensions in millimeters** 

### **Mechanical Dimensions**

### Package


## 6.40 ±0.20 0.79 $0.252 \pm 0.008$ $1.524 \pm 0.10$ $0.060 \pm 0.004$ 0.018 ±0.004 **0.46** ±0.10 #1 #8 9.60 0.378 MAX $\frac{9.20 \pm 0.20}{0.362 \pm 0.008}$ #5 #4 2.54 0.100 $3.30 \pm 0.30$ 5.08 0.200 MAX $\overline{0.130 \pm 0.012}$ 7.62 $\frac{0.33}{0.013}\,\text{MIN}$ 0.300 $3.40 \pm 0.20$ 0.134 ±0.008 0.25 <sup>+0.10</sup> -0.05 0.010 +0.004 0.010 -0.002 <u>0~15°</u>

8-DIP

### Mechanical Dimensions (Continued)

#### Package

#### **Dimensions in millimeters**



## Ordering Information

Product Number	Package	Operating Temperature
KA555	8-DIP	0 ~ +70°C
KA555D	8-SOP	0~+70 C
KA555I	8-DIP	-40 ~ +85°C
KA555ID	8-SOP	-40 ~ +65 C

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com