CMOS LSI



LC74781, 74781M

On-Screen Display Controller LSI for VCR Products

An ON Semiconductor Company

Overview

The LC74781 and LC74781M are on-screen display CMOS LSIs that display characters and patterns on a TV screen under microprocessor control. The LC74781 and LC74781M display up to 12 lines of 24 characters, each in a 12×18 dot matrix.

Features

- Display structure: 12 lines × 24 characters (up to 288 characters)
- Character structure: 12 (horizontal) × 18 (vertical) dots
- Character sizes: Three size settings each in the vertical and horizontal directions
- Character set: 128 characters
- Display start position: 64 position settings each in the vertical and horizontal directions
- Blinking: In individual character units
- Blinking types: Two types with periods of about 0.5 and 1.0 second
- Blanking: Whole font area blanking $(12 \times 18 \text{ dots})$
- Background colors: 8 colors (in internal synchronization
 - mode): 4fSC (NTSC/PAL/PAL-M/ PAL-N)

Background colors: 4 colors (in internal synchronization mode): 2fSC (NTSC)


Background colors: 1 color (blue) (in internal synchronization mode): 2fSC (PAL/PAL-M/PAL-N)

- External control input: 8-bit serial input format
- Built-in sync separator circuit
- Character blanked data output
- Video output: Compound NTSC, PAL, PAL-N and PAL-M output

Package Dimensions


unit: mm

3067-DIP24S



unit: mm

3045B-MFP24




SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Pin Functions

Pin No.	Symbol	Function	Description
1	V _{SS} 1	Ground	Ground connection (digital system ground)
2	Xtal _{IN} Xtal _{OUT}	Crystal oscillator connection	Used to connect the crystal oscillator and capacitor used to generate the internal synchronization signal, or to input an external clock (2fsc or 4fsc).
4	CTRL1	Crystal oscillator input switching	Switches between external clock input mode and crystal oscillator mode. Low = crystal oscillator mode, high = external clock mode
5	BLANK	Blanking output	Outputs the blank signal (the OR of the character and border signals). (Outputs a composite sync signal when MOD0 is high.) Outputs the crystal oscillator clock during reset (when the RST pin is low), but can be set up to not output this signal by microprocessor command.
6	OSCIN		Connections for the coil and capacitor that form the oscillator that generates the character
7	OSCOUT	LC oscillator connection	output dot clock.
8	CHARA	Character output	Outputs the character signal. (Functions as the external synchronization signal discrimination signal output pin when MOD0 is high, and outputs the state of the judgment as to whether the external synchronization signal is present or not. Outputs a high level when the synchronization signal is present.) Outputs the dot clock (LC oscillator) during reset, but can be set up to not output this signal by microprocessor command.
9	CS	Enable input	Serial data input enable input. Serial data input is enabled when low. A pull-up resistor is built in (hysteresis input).
10	SCLK	Clock input	Serial data input clock input. A pull-up resistor is built in (hysteresis input).
11	SIN	Data input	Serial data input. A pull-up resistor is built in (hysteresis input).
12	V _{DD} 2	Power supply	Composite video signal level adjustment power supply pin (analog system power supply).
13	CVOUT	Video signal output	Composite video signal output
14	NC		Must be either connected to ground or left open.
15	CVIN	Video signal input	Composite video signal input
16	V _{DD} 1	Power supply	Power supply (+5 V: digital system power supply)
17	SYNIN	Sync separator circuit input	Video signal input for the built-in sync separator circuit (Used for either horizontal synchronization signal or composite sync signal input when the built-in sync separator circuit is not used.)
18	SEPC	Sync separator circuit bias voltage	Built-in sync separator circuit bias voltage monitor pin
19	SEPOUT	Composite sync signal output	Built-in sync separator circuit composite sync signal output. (When MOD1 is high, outputs a high level during internal synchronization and a low level during external synchronization.) (Outputs the SYN _{IN} input signal when the internal sync separator circuit is not used.)
20	SEPIN	Vertical synchronization signal input	Inputs a vertical synchronization signal created by integrating the SEP _{OUT} pin output signal. An integrator must be attached at the SEP _{OUT} pin. This pin must be tied to V_{DD} 1 if unused.
21	CTRL2 NTSC/PAL-M switching input		The setting indicated by this pin takes priority in switching between the NTSC, PAL, PAL-M and PAL-N formats. A low level selects NTSC after a reset. The microprocessor command NTSC, PAL, PAL-M, or PAL-N setting is valid. High = PAL-M format.
22	CTRL3	SEP _{IN} input control	Controls whether or not the $\overline{\text{VSYNC}}$ signal is input to the SEP _{IN} input. Low = $\overline{\text{VSYNC}}$ input, high = $\overline{\text{VSYNC}}$ not input.
23	RST	Reset input	System reset input. A pull-up resistor is built in (hysteresis input).
24	V _{DD} 1	Power supply (+5 V)	Power supply (+5 V: digital system power supply)

Pin Assignment



Top view

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V_{DD} 1 and V_{DD} 2 pins	$V_{\rm SS}$ – 0.3 to $V_{\rm SS}$ + 7.0	V
Maximum input voltage	V _{IN} max	All pins	V_{SS} – 0.3 to V_{DD} + 0.3	V
Maximum output voltage	V _{OUT} max	BLANK, CHARA and SEP _{OUT} pins	V_{SS} – 0.3 to V_{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta = 25°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}C$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD} 1	V _{DD} 1 pin	4.5	5.0	5.5	V
Supply voltage	V _{DD} 2	V _{DD} 2 pin	4.5	5.0	1.27 V _{DD} 1	V
Input high level voltage	V _{IH} 1	RST, CS, SIN and SCLK pins	0.8 V _{DD} 1		V _{DD} 1 + 0.3	V
Input nightiever voltage	V _{IH} 2	CTRL1, CTRL2, CTRL3 and SEPIN pins	0.7 V _{DD} 1		V _{DD} 1 + 0.3	V
Input low level voltage	V _{IL} 1	RST, CS, SIN and SCLK pins	V _{SS} - 0.3		0.2 V _{DD} 1	V
Input low level voltage	V _{IL} 2	CTRL1, CTRL2, CTRL3 and SEPIN pins	V _{SS} - 0.3		0.3 V _{DD} 1	V
Pull-up resistance	R _{PU}	RST, CS, SIN and SCLK pins, applies to pins set by options.	25	50	90	kΩ
Composite video input voltage	V _{IN} 1	CV _{IN} pin: V _{DD} 1 = 5 V		2.0		Vp-p
Composite video input voltage	V _{IN} 2	SYN _{IN} pin: V _{DD} 1 = 5 V		2.0	2.5	Vp-p
Input voltage	V _{IN} 3	Xtal _{IN} pin (in external clock input mode), $f_{in} = 2fsc \text{ or } 4fsc: V_{DD}1 = 5 V$	0.10		5.0	Vp-p
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (2fsc: NTSC)		7.159		MHz
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (4fsc: NTSC)		14.318		MHz
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (2fsc: PAL)		8.867		MHz
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (4fsc: PAL)		17.734		MHz
Oscillator frequency	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (2fsc: PAL-M)		7.151		MHz
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (4fsc: PAL-M)		14.302		MHz
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (2fsc: PAL-N)		7.164		MHz
	F _{OSC} 1	Xtal _{IN} and Xtal _{OUT} oscillator pins (4fsc: PAL-N)		14.328		MHz
	F _{OSC} 2	OSC _{IN} and OSC _{OUT} oscillator pins (LC oscillator)	5		10	MHz

Note: If the Xtal_{IN} pin is used in clock input mode, be sure to prevent input noise from becoming a problem.

Electrical Characteristics at Ta = -30 to $+70^{\circ}$ C, $V_{DD}1 = 5$ V unless otherwise specified


Parameter	Symbol		Conditio	ns	min	typ	max	Unit
Input off leakage current	I _{leak} 1	CV _{IN} pin					1	μA
Output off leakage current	I _{leak} 2	CV _{OUT} pin					1	μA
Output high level voltage	V _{OH} 1	BLANK, CH I _{OH} = -1.0 r		pins: V _{DD} 1 = 4.5 V,	3.5			V
Output low level voltage	V _{OL} 1	BLANK, CH I _{OH} = 1.0 m.		pins: $V_{DD}1 = 4.5 V$,			1.0	V
Input current	I _{IH}	RST, CS, S V _{IN} = V _{DD} 1	IN, SCLK, CTRL1	, CTRL3 and SEP _{IN} pins:			1	μA
	I _{IL}	CTRL1, CTR	RL2, CTRL3 and 0	OSC_{IN} pins: $V_{IN} = V_{SS}$ 1	-1			μΑ
Operating current drain	I _{DD} 1	V _{DD} 1 pin; al LC: 8 MHz	ll outputs: open, X	tal: 7.159 MHz,			15	mA
	I _{DD} 2	V _{DD} 2 pin: V	_{DD} 2 = 5 V				20	mA
Pure level	N/	CV _{OUT} pin	V _{DD} 1 = 5.0 V,	*1	0.70	0.82	0.94	V
Sync level	V _{SN}		$V_{DD}^{2} = 5.0 V$	*2	0.91	1.03	1.15	V
Pedestal level	V	CV _{OUT} pin	V _{DD} 1 = 5.0 V, V _{DD} 2 = 5.0 V	*1	1.31	1.43	1.55	V
	V _{PD}			*2	1.53	1.65	1.77	V
Color burst low level	V _{CBL}	CV _{OUT} pin	V _{DD} 1 = 5.0 V, V _{DD} 2 = 5.0 V	*1	1.00	1.12	1.24	V
				*2	1.21	1.33	1.45	V
Color burst high level		0)/ ==	V _{DD} 1 = 5.0 V, V _{DD} 2 = 5.0 V	*1	1.63	1.75	1.87	V
Color burst high level	V _{CBH}	CV _{OUT} pin		*2	1.84	1.96	2.08	V
Dealerround color low lovel	N		V _{DD} 1 = 5.0 V,	*1	1.47	1.59	1.71	V
Background color low level	V _{RSL}	CV _{OUT} pin	$V_{DD}^{-2} = 5.0 V$	*2	1.68	1.80	1.92	V
Deskarsund seler high level	N		V _{DD} 1 = 5.0 V,	*1	1.99	2.11	2.23	V
Background color high level	V _{RSH}	CV _{OUT} pin	$V_{DD}^{2} = 5.0 V$	*2	2.19	2.31	2.43	V
Porder level 0	N/ C		V _{DD} 1 = 5.0 V,	*1	1.42	1.54	1.66	V
Border level 0	V _{BK} 0	CV _{OUT} pin	$V_{DD}^{2} = 5.0 V$	*2	1.63	1.75	1.87	V
Pordor loval 1			V _{DD} 1 = 5.0 V,	*1	1.99	2.11	2.23	V
Border level 1	V _{BK} 1	CV _{OUT} pin	$V_{DD}^{2} = 5.0 V$	*2	2.19	2.31	2.43	V
Oh a na atau lawal	N		V _{DD} 1 = 5.0 V,	*1	2.58	2.70	2.82	V
Character level	V _{CHA}	CV _{OUT} pin	$V_{DD}^{2} = 5.0 V$	*2	2.78	2.90	3.02	V


Note: 1. When the sync level is 0.8 V. 2. When the sync level is 1.0 V.

Timing Characteristics at Ta=-30 to $+70^{\circ}C,\,V_{DD}1=5\pm0.5$ V

Parameter	Symbol	Conditions	min	typ	max	Unit
Minimum input pulso width	t _W (SCLK)	SCLK pin	200			ns
Minimum input pulse width	t _{W (CS)}	\overline{CS} pin (the period when \overline{CS} is high)	1			μs
Data actus tima	t _{SU (CS)}	CS pin	200			ns
Data setup time	t _{SU (SIN)}	SIN pin	200			ns
Data hold time	t _{h (CS)}	CS pin	2			μs
Data hold time	t _{h (SIN)}	SIN pin	200			ns
One word write time	tword	8-bit data write time	4.2			μs
	t _{wt}	RAM data write time	1			μs

Serial Data Input Timing





System Block Diagram

Display Control Commands

The display control commands have a serial input format with 8-bit units. A command consists of a command identifier code in the first byte and data in the second and subsequent bytes. There are eight commands as listed below.

- ① COMMAND0: Display memory (VRAM) write address setup command
- 2 COMMAND1: Display character data write command
- ③ COMMAND2: Vertical display start position and vertical character size setup command
- ④ COMMAND3: Horizontal display start position and horizontal character size setup command
- ⑤ COMMAND4: Display control setup command
- ⑥ COMMAND5: Display control setup command
- ⑦ COMMAND6: Synchronization signal detection setup command
- ⑧ COMMAND7: Display control setup command

Display Control Command Table

				First	byte				Second byte							
Command	Command identification code Data					ata		Data								
Command	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND0 (Set write address)	1	0	0	0	V3	V2	V1	V0	0	0	0	H4	H3	H2	H1	H0
COMMAND1 (Write character)	1	0	0	1	0	0	0	at	0	c6	c5	c4	c3	c2	c1	c0
COMMAND2 (Set vertical display start position and vertical character size)	1	0	1	0	VS 21	VS 20	VS 11	VS 10	0	FS	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
COMMAND3 (Set horizontal display start position and horizontal character size)	1	0	1	1	HS 21	HS 20	HS 11	HS 10	0	LC	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
COMMAND4 (Display control)	1	1	0	0	TST MOD	RAM ERS	OSC STP	SYS RST	0	BLK 2	BLK 1	BLK 0	BK 1	BK 0	RV	DSP ON
COMMAND5 (Display control)	1	1	0	1	NP 1	NP 0	NON	INT	0	0	0	BCL	СВ	PH 2	PH 1	PH 0
COMMAND6 (Synchronization signal detection)	1	1	1	0	MOD 1	MOD 0	DIS LIN	MUT	0	RN 2	RN 1	RN 0	SN 3	SN 2	SN 1	SN 0
COMMAND7 (Display control)	1	1	1	1	EX 1	PD 1	EX 0	PD 0	0	0	0	VNP SEL	VSP SEL	MSK ERS	MSK SEL	EGL

Once written, the command identifier code in the first byte is stored until the next first byte is written. However, when the display character data write command (COMMAND1) is written, the LC74781/M locks into the display character data write mode, and another first byte cannot be written.

When a high level is input to the \overline{CS} pin, the LC74781/M is set to COMMAND0 (display memory write address setup mode).

① COMMAND0 (Display memory write address setup command)

First byte

	D		Register content		
DA0 to DA7	Register name	State	Function	Note	
7	—	1			
6	—	0	Command 0 identification code		
5	—	0	Set the display memory write address.		
4	—	0			
3	V3	0			
3		1			
2	1/2	0			
2	V2	1	Display memory address (0 to D havedasimal)		
1	V1	0	Display memory address (0 to B hexadecimal)		
I	V1	1			
0	V0	0			
0		1			

Second byte

	5.1.		Register content	Nete
DA0 to DA7	Register name	State	Function	- Note
7	—	0	Second byte identification bit	
6	—	0		
5	—	0		
Δ	H4	0		
4	Π 4	1		
3	H3	0		
3		1		
2	H2	0	Display memory address (0 to 17 haved simely	
2	Π2	1	Display memory address (0 to 17 hexadecimal)	
1	H1	0		
1		1		
0	110	0		
0	H0	1		

Note: The register states are all set to zero when the LC74781/M is reset with the RST pin.

2 COMMAND1 (Display character data write setup command)

	5		Register content			
DA0 to DA7	Register name	State	Function	Note		
7	—	1		When this command is input, the		
6	—	0	Command 1 identification code	LC74781/M locks into the display		
5	—	0	Set up display character data write.	character data write mode until the CS		
4	—	1		pin goes high.		
3	—	0				
2	—	0				
1	—	0				
0	-1	0	Character attribute off			
0	at	1	Character attribute on			

Second byte

	D		Register content		
DA0 to DA7	Register name	State	Function	Note	
7	—	0			
6	c6	0			
0	60	1			
5	c5	0			
5		1			
4	c4	0			
-		1			
3	c3	0	Character code (00 to 7F hexadecimal)		
5		1			
2	c2	0			
	02	1			
1	c1	0			
		1			
0	c0	0			
Ŭ	0	1			

Note: The register states are all set to zero when the LC74781/M is reset with the \overrightarrow{RST} pin.

③ COMMAND2 (Vertical display start position and vertical character size setup command)

First byte

			R	egister content			N			
DA0 to DA7	Register name	State		Function	Note					
7	—	1								
6	—	0	Command 2 identifica	ation code						
5	—	1	Set the vertical displa	ay start position a	nd vertical character siz	e.				
4	—	0	1							
3	VS21	0	VS21 VS20	0	1	7				
		0	0	1H per dot	2H per dot		Second line vertical character size			
2	VS20	1	1	3H per dot	1H per dot					
1	VS11	0	VS11 VS10	0	1					
<u> </u>					0	0	1H per dot	2H per dot		First line vertical character size
0	VS10	1	1	3H per dot	1H per dot					

Second byte

	Desister nome		Register content	Note
DA0 to DA7	Register name	State	Function	Note
7	_	0	Second byte identification bit	
6	F0	0	Crystal oscillator frequency: 2fsc	
6	FS	1	Crystal oscillator frequency: 4fsc	-
-	VP5	0	If VS is the vertical display start position then:	
5	(MSB)	1	$VS = H \times (2\sum_{n=0}^{5} 2^{n}VP_{n})$	
	VP4	0		
4		1	H: the horizontal synchronization pulse period	
	VP3	0	HSYNC	
3		1		The vertical display start position is set
0	1/20	0		by the 6 bits VP0 to VP5. The weight of bit 1 is 2H.
2	VP2	1	VS	
		0	VSYNC	
1	VP1	1	Character	
0	VP0	0	HS display area	
0	(LSB)	1		
Note: The regis	ter states are all se	t to zero v	hen the LC74781/M is reset with the RST pin.	

(4) COMMAND3 (Horizontal display start position and horizontal character size setup command)

First byte

	D		R	egister content		N	
DA0 to DA7	Register name	State		Function			Note
7	—	1					
6	—	0	Command 3 identifica		and harizantal		
5	—	1	Set the horizontal dis character size.	play start position	and horizontal		
4	—	1					
3	HS21	0	HS20			7	
3	H521	1	HS21 HS20	0	1		
	11000	0	0	1 Tc per dot	2 Tc per dot	Seco	nd line horizontal character size
2	HS20	1	1	3 Tc per dot			
	110.1.1	0	11040			7	
1	HS11	1	HS11 HS10	0	1		
		0	0	1 Tc per dot	2 Tc per dot	First	line horizontal character size
0	0 HS10		1	3 Tc per dot	1 Tc per dot		

Second byte

			Register content	
DA0 to DA7	A7 Register name State		Function	Note
7	—	0	Second byte identification bit	
6	LC	0	An LC oscillator is used for the dot clock.	Selects the dot clock used in horizontal
6	LC	1	A crystal oscillator is used for the dot clock.	character display.
-	HP5	0	If HS is the horizontal start position then:	
5	(MSB)	1	$HS = Tc \times (2\Sigma 2^{n}HP_{n})$	
4	HP4 0 1		$HS = IC \times (2\Sigma 2' HP_n)$ n = 0	
4			Tc: Period of the oscillator connected to OSCIN/OSCOUT in	
0	LIDO	0	operating mode.	
3	HP3 1			The horizontal display start position is
2	LIDO	0		set by the six bits HP5 to HP0. The weight of bit 1 is 2Tc.
2	HP2	1		
4	4			
I	HP1	1		
0	HP0	0		
U	0 (LSB)			

Note: The register states are all set to zero when the LC74781/M is reset with the \overline{RST} pin.

(5) COMMAND4 (Display control setup command)

			Register content		
DA0 to DA7	A0 to DA7 Register name State		Function	- Note	
7	—	1			
6	—	1	Command 4 identification code		
5	—	0	Display control		
4	—	0			
3	TSTMOD	0	Normal operating mode	This bit must be zero.	
3	1		Test mode		
2	2 RAMERS 0			The RAM erase operation requires about 500 µs (It is executed in the DSPOFF	
2			Erase display RAM (set to 7F hexadecimal)	state.)	
1	1 OSCSTP 0 1		Do not stop the crystal oscillator and LC oscillator circuits.	Valid when character display is off in	
			Stop the crystal oscillator and LC oscillator circuits.	external synchronization mode.	
0	everet	0		Reset occurs when the \overline{CS} pin is low, and	
	0 SYSRST		Reset all registers and turn the display off.	the reset is cleared when \overline{CS} goes high.	

Second byte

	Desistances		Re	egister content	Nete			
DA0 to DA7	Register name	State		Function		Note		
7	—	0	Second byte identification	ation bit				
6	BLK2	0	Character display blo	ck		Full exercise encoification		
0	BLKZ	1	Video display block			Full character size specification		
5	BLK1	0	BLK0	0				
5	BLK1	1	BLK1		1	Changes the blanking size		
4	BLK0	0	0	Blanking off	Character size	Changes the blanking size.		
4	BLRU	1		Border size	Full character size			
3	BK1	0	Blinking period: about	0.5 s	Switches the blinking period			
5	DNI	1	Blinking period: about	1.0 s		Switches the blinking period.		
2	вко	0	Blinking off		When blinking is specified for reversed characters, the blinking will be between			
2	2 BKU		Blinking on		normal character and reversed character display.			
1	RV	0	Reverse (character re	eversing) off				
	IX V	1	Reverse (character re	eversing) on				
0	DEPON	0	Character display off					
0	DSPON	1	Character display on					

Note: The register states are all set to zero when the LC74781/M is reset with the \overline{RST} pin.

(6) COMMAND5 (Display control setup command)

			R	egister content	N	
DA0 to DA7	Register name	State		Function		Note
7	—	1				
6	—	1	Command 5 identifica	ation code		
5	—	0	Display control			
4	—	1	1			
3	NP1	0	NP1 NP0	0	1	Switches between NTSC, PAL, PAL-M
		0	0	NTSC	PAL-M	and PAL-N
2	NP0	1	1	PAL]	
1	NON	0	Interlaced		Switches between interlaced and non-	
Í	NON	1	Non-interlaced		interlaced displays	
0	INIT	0	External synchronizat	ion	Switches between external and internal	
0 INT 1			Internal synchronizati	on	synchronization	

Second byte

	Denistana			Regis	ter content		Nete		
DA0 to DA7	Register name	State			Function	Note			
7	—	0	Second byte	identification	n bit				
6	—	0							
5	—	0							
4	BCL	0	Background	color presen	t				
4	BCL	1	No backgrou	ind color (onl	y the backgr	ound level is s	et)	Only valid with int	ernal synchronization.
3	СВ	0	Outputs a co	lor burst sigr	nal.			Only valid when BCL is high.	
3	СВ	1	Stops color b	ourst signal o	utput.				
			Dhara	Dharad	Dhasa	Background	color (phase)	Sample backgrou	
2	PH2		Phase 2	Phase 1	Phase 0	NTSC	PAL	diagram for PAL	
		1	0	0	0	π/2*	±π/2	R-	- Y
			0	0	1	In phase*	In phase		
1	PH1	0	0	1	0	3π/2*	∓ π/2	$-\pi / 4$	1
I	FIII	1	0	1	1	π*	$\pm\pi$		В-Ү
			1	0	0	3π/4	±3π/4	+π/4	
		0	1	0	1	π/4	±π/4	CB2	2
0	PH0		1	1	0	7π/4	∓π/4		
		1	1	1	1	5π/4	∓ 3π/4	*: When 2fsc NTS	SC is used

Note: The register states are all set to zero when the LC74781/M is reset with the \overline{RST} pin.

⑦ COMMAND6 (Synchronization signal detection setup command)

			Register content	N. /	
DA0 to DA7	Register name	State	Function	Note	
7	_	1			
6	_	1	Command 6 identification code		
5	_	1	Synchronization signal control settings		
4	_	0			
3	MOD1	0 Sync separator circuit signal		Switches the SEPOUT (pin 19) output	
3	MODT	1	High level output during internal synchronization		
2	2 MOD0 0 1		Pin 5: Blank signal Pin 8: Character signal	Switches the BLANK (pin 5) and CHARA	
2			Pin 5: Composite synchronization signal Pin 8: External synchronization signal discrimination output signal	(pin 8) outputs	
4	DISLIN 0 1		12 lines	Switches the sumber of display lines	
			10 lines	Switches the number of display lines.	
0	NALIT	0	Normal output	Switches CV	
	0 MUT -		CV_{IN} is cut and CV_{OUT} is fixed at the pedestal level.	- Switches CV _{OUT}	

LC74781, 74781M

Second byte

	Desister					Regist	ter content	Netz
DA0 to DA7	0 to DA7 Register name State						Function	Note
7	_	0	Second	d byte	identif	ication	ı bit	
	DNG	0		1	-			External synchronization signal detection
6	RN2	1	RN2	RN1	RN	10	Number of times HSYNC detected	control
		0	0	0	0		0 times	Signal absent to present transition recognition
5	RN1	1	0	0	1		4 times	Setting for the sampling period when
		0	0	1	0		8 times	SYNC can be detected consecutively in
4	RN0	1	1	0	0		16 times	the horizontal synchronization signal period (1H).
3	SN3	0						
3	5113	1	SN3	SN2	SN1	SN0	Number of times HSYNC detected	External synchronization signal
2	SN2	0	0	0	0	0	Not detected	detection control Signal present to absent transition
2	SNZ	1	0	0	0	1	32 times	recognition
1	014	0	0	0	1	0	64 times	Setting for the sampling period when SYNC can not be detected
	SN1	1	0	1	0	0	128 times	consecutively in the horizontal
	0.10	0	1	0	0	0	256 times	synchronization signal period (1H).
0	0 SN0		1					

Note: The register states are all set to zero when the LC74781/M is reset with the \overline{RST} pin.

⑧ COMMAND7 (Display control setup command)

First byte

	5		Register content		
DA0 to DA7	A0 to DA7 Register name State		Function	Note	
7	—	1			
6	—	1	Command 7 identification code		
5	—	1	Display control setup		
4	—	1			
3	EX1 0		MODE1 setting output	Switches the SEP _{OUT} (pin 19) output	
3			PORT DATA1 setting output		
2	PD1	0	The output is set low.		
2	FDI	1	The output is set high.		
1	1 EX0		MODE0 setting output	Quitebastha DLANIK (siz 5) sutsut	
1			PORT DATA0 setting output	Switches the BLANK (pin 5) output	
0	0 PD0 0 1		The output is set low.		
0			The output is set high.]	

Second byte

	Register name Register content		Register content	Nete	
A0 to DA7 Register name		State	Function	Note	
7	—	0	Second byte identification bit		
6	—	0			
5	—	0			
4	4 VNPSEL -		V falling edge detection	Switches V acquisition polarity when internal V separation is used in externa	
7			V rising edge detection	mode.	
2	3 VSPSEL		VSEP: about 8.9 µs (for NTSC)	Switches the internal V separation time	
3			VSEP: about 17.8 µs (for NTSC)	Switches the internal V separation time	
2	MSKERS	0	Mask valid	HSYNC and VSYNC mask release	
2	WORERO	1	Mask invalid		
1	MOKOEL	0	3H (for NTSC)		
1 MSKSEL		1	20H (for NTSC)	Switches the VSYNC mask.	
0	5 01 0		Border level 0 only (VBK0)	Switches the border level	
0 EGL		1	Border level has two stages (VBK0, VBK1)	(Only valid for BLK0 = 0 and BLK1 = 1	

Display Screen Structure


The display consists of 24 characters \times 12 rows.


The maximum number of displayed character is 288.

The maximum number of characters is reduced to less than 288 when the character size is enlarged.

Display memory addresses are specified as row (0 to 11 decimal) and column (0 to 23 decimal) addresses.

Display Screen Structure (display memory addresses)







CV_{OUT} output level waveform ($V_{DD}2 = 5.00 \text{ V}$)

Output level	Output voltage ① [V]	Output voltage @ [V]
V _{CHA} : Character	2.70	2.90
V _{BK} 1: Border	2.11	2.31
V _{RSH} : Background color high	2.11	2.31
V _{CBH} : Color burst high	1.75	1.96
V _{RSL} : Background color low	1.59	1.80
V _{BK} 0: Border	1.54	1.75
V _{PD} : Pedestal	1.43	1.65
V _{CBL} : Color burst low	1.12	1.33
V _{SN} : Sync	0.82	1.03

V_{DD}2 = 5.00 V

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of Feburuary, 1997. Specifications and information herein are subject to change without notice.