

January 2002 Revised February 2002

FIN1102

LVDS 2 Port High Speed Repeater

General Description

This 2 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The FIN1102 accepts and outputs LVDS levels with a typical differential output swing of 330 mV which provides low EMI at ultra low power dissipation even at high frequencies. The FIN1102 provides a V_{BB} reference for AC coupling on the inputs. In addition the FIN1102 can also directly accept LVPECL, HSTL, and SSTL-2 for translation to LVDS.

Features

- Greater than 800 Mbps full differential path
- 3.3V power supply operation
- 3.5 ps maximum random jitter and 135 ps maximum deterministic jitter
- Wide rail-to-rail common mode range
- LVDS receiver inputs accept LVPECL, HSTL, and SSTL-2 directly
- Ultra low power consumption
- 20 ps typical channel-to-channel skew
- Power off protection
- > 7 kV HBM ESD Protection
- Meets or exceeds the TIA/EIA-644-A LVDS standard
- 14-lead TSSOP package saves space
- Open circuit fail safe protection
- V_{BB} reference output

Ordering Code:

Order Number	Package Number	Package Description			
FIN1102MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pin Descriptions


Pin Name	Description		
R _{IN1+} , R _{IN2+}	Non-inverting LVDS Input		
R _{IN1-} , R _{IN2-}	Inverting LVDS Input		
D _{OUT1+} , D _{OUT2+}	Non-inverting Driver Output		
D _{OUT1-} , D _{OUT2-}	Inverting Driver Output		
EN	Driver Enable Pin for All Output		
V _{CC}	Power Supply		
GND	Ground		
V_{BB}	Reference Voltage Output		

Function Table


Inputs			Outputs			
EN	D _{IN+}	D _{IN-}	D _{OUT+}	D _{OUT}		
Н	Н	L	Н	L		
Н	L	Н	L	Н		
Н	Fail Sa	fe Case	Н	L		
L	X	Х	Z	Z		

- H = HIGH Logic Leve
- L = LOW Logic Level X = Don't Care
- Z = High Impedance

Connection Diagram



Functional Diagram



© 2002 Fairchild Semiconductor Corporation

DS500657

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +4.6V LVDS DC Input Voltage (V_{IN}) -0.5V to +4.6V LVDS DC Output Voltage (V_{OUT}) -0.5V to +4.6VDriver Short Circuit Current (I_{OSD}) Continuous 10 mA Storage Temperature Range (T_{STG}) -65°C to +150°C

Max Junction Temperature (T_J)

Lead Temperature (T_L) 260°C (Soldering, 10 seconds) ESD (Human Body Model) 7000V

ESD (Machine Model) 300V

Recommended Operating Conditions

Supply Voltage (V_{CC}) 3.0V to 3.6V

Magnitude of Differential

Voltage (|V_{ID}|) 100 mV to $V_{\mbox{\footnotesize CC}}$

Common Mode Voltage

150°C

Range (V_{IC}) $(0V + |V_{ID}|/2)$ to $(V_{CC} - |V_{ID}|/2)$ Operating Temperature (T_A) -40°C to $+85^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

Тур

Max

Min

DC Electrical Characteristics

Symbol	Parameter	Test Conditions		WIIII	(Note 2)	IVIAA	Units
V _{TH}	Differential Input Threshold HIGH	See Figure 1; $V_{IC} = +0.05V$, $+1.2V$, or $V_{CC} - 0.05V$				100	mV
V _{TL}	Differential Input Threshold LOW	See Figure 1; $V_{IC} = +0.05V$, +1.2V, or $V_{CC} - 0.05V$		-100			mV
V _{IH}	Input HIGH Voltage (EN)			2.0		V _{CC}	V
V _{IL}	Input LOW Voltage (EN)			GND		0.8	V
V _{OD}	Output Differential Voltage			250	330	450	mV
ΔV_{OD}	V _{OD} Magnitude Change from	R_L = 100 $Ω$, Driver Enabled,				25	mV
	Differential LOW-to-HIGH					23	IIIV
Vos	Offset Voltage	See Figure 2	See Figure 2		1.23	1.375	V
ΔV_{OS}	Offset Magnitude Change from					25	mV
	Differential LOW-to-HIGH					25	IIIV
Ios	Short Circuit Output Current	$D_{OUT+} = 0V$ and $D_{OUT-} = 0V$,			-3.4	-6	mA
		Driver Enabled		-3.4		-0	IIIA
		V _{OD} = 0V, Driver Enabled			±3.4	±6	mA
I _{IN}	Input Current (EN, D _{INx+} , D _{INx-})	$V_{IN} = 0V$ to V_{CC} , Other Input = V_{CC} or $0V$				±20	μА
		(for Differential Inputs)				120	μΛ
I _{OFF}	Power Off Input or Output Current	$V_{CC} = 0V$, V_{IN} or $V_{OUT} = 0V$ to 3.6V				±20	μΑ
I _{CCZ}	Disabled Power Supply Current	Drivers Disabled			4	7	mA
Icc	Power Supply Current	Drivers Enabled, Any Valid Input Condition			16.7	23	mA
loz	Disabled Output Leakage Current	Dutput Leakage Current Driver Disabled, D _{OUT+} = 0V to 3.6V or D _{OUT-} = 0V to 3.6V				±20	μА
						120	μΑ
V _{IC}	Common Mode Voltage Range	$ V_{ID} = 100 \text{ mV to } V_{CC}$		$0V + V_{ID} /2$		$V_{CC} - (V_{ID} /2)$	V
C _{IN}	Input Capacitance	En	able Input		2.5		pF
		LV	'DS Input		2.1		рг
C _{OUT}	Output Capacitance	•			2.8		pF
V _{BB}	Output Reference Voltage	V _{CC} = 3.3V, I _{BB} = 0 to -275 μA		1.125	1.2	1.375	V

Note 2: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLHD}	Differential Output Propagation Delay		0.75	1.1	1.75	ns
	LOW-to-HIGH		0.75	1.1	1.75	115
t _{PHLD}	Differential Output Propagation Delay		0.75	1.1	1.75	ns
	HIGH-to-LOW	$R_L = 100 \ \Omega, \ C_L = 5 \ pF,$	0.75	1.1	1.75	115
t _{TLHD}	Differential Output Rise Time (20% to 80%)	V _{ID} = 200 mV to 450 mV,	0.29	0.4	0.58	ns
t _{THLD}	Differential Output Fall Time (80% to 20%)	$V_{IC} = V_{ID} /2 \text{ to } V_{CC} - (V_{ID} /2),$	0.29	0.4	0.58	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}	Duty Cycle = 50%,		0.02	0.2	ns
t _{SK(LH)} ,	Channel-to-Channel Skew	See Figure 3 and Figure 4		0.02	0.15	ns
t _{SK(HL)}	(Note 4)			0.02	0.13	115
t _{SK(PP)}	Part-to-Part Skew (Note 5)				0.5	ns
f _{MAX}	Maximum Frequency (Note 6)(Note 7)		400	800		MHz
t _{PZHD}	Differential Output Enable Time			2.3	5	ns
	from Z to HIGH			2.3	3	115
t _{PZLD}	Differential Output Enable Time			2.5	5	ns
	from Z to LOW	$R_L = 100 \Omega$, $C_L = 5 pF$,		2.5	,	115
t _{PHZD}	Differential Output Disable Time	See Figure 5 and Figure 6		1.6	5	ns
	from HIGH to Z			1.0	5	115
t _{PLZD}	Differential Output Disable Time			1.9	5	ns
	from LOW to Z			1.9	5	115
t _{DJ}	LVDS Data Jitter,	$ V_{ID} = 300 \text{ mV}, PRBS = 2^{23} - 1,$		85	135	ps
	Deterministic	V _{IC} = 1.2V at 800 Mbps		00	133	ρS
t _{RJ}	LVDS Clock Jitter,	V _{ID} = 300 mV,		2.1	3.5	no
	Random (RMS)	V _{IC} = 1.2V at 400 MHz		2.1	3.3	ps

Note 3: All typical values are at $T_A = 25$ °C and with $V_{CC} = 3.3$ V, $V_{ID} = 300$ mV, $V_{IC} = 1.2$ V, unless otherwise specified.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{\text{SK}(PP)}$ is the magnitude of the difference in differential propagation delay times between identical channels of two devices switching in the same direction (either Low-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6: Passing criteria for maximum frequency is the output V_{OD} > 200 mV and the duty cycle is 45% to 55% with all channels switching.

Note 7: Output loading is transmission line environment only; C_L is < 1 pF of stray test fixture capacitance.




FIGURE 1. Differential Receiver Voltage Definitions and Propagation and Transition Time Test Circuit





FIGURE 2. Differential Driver DC Test Circuit



Note A: All LVDS input pulses have frequency = 10 MHz, t_R or $$t_F < = 0.5 \; ns$$

Note B: C_L includes all probe and test fixture capacitances

FIGURE 3. Differential Driver Propagation Delay and Transition Time Test Circuit

www.fairchildsemi.com





FIGURE 4. AC Waveform



Note A: All input pulses have frequency = 10MHz, t_R or t_F < = 2 ns Note B: C_L includes all probe and test fixture capacitances

FIGURE 5. Differential Driver Enable and Disable Circuit





FIGURE 6. Enable and Disable AC Waveforms



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com