# 3.3 V Zero Delay Clock Buffer

The NB2309A is a versatile, 3.3 V zero delay buffer designed to distribute high–speed clocks. It accepts one reference input and drives out nine low–skew clocks. It is available in a 16 pin package.

The -1H version of the NB2309A operates at up to 133 MHz, and has higher drive than the -1 devices. All parts have on-chip PLL's that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.

The NB2309A has two banks of four outputs each, which can be controlled by the Select inputs as shown in the Select Input Decoding Table. If all the output clocks are not required, Bank B can be three–stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes.

Multiple NB2309A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700 ps.

All outputs have less than 200 ps of cycle–to–cycle jitter. The input and output propagation delay is guaranteed to be less than 350 ps, and the output to output skew is guaranteed to be less than 250 ps.

The NB2309A is available in two different configurations, as shown in the ordering information table. The NB2309A1 is the base part. The NB2309A11H is the high drive version of the -1 and its rise and fall times are much faster than -1 part.


#### Features

- 15 MHz to 133 MHz Operating Range, Compatible with CPU and PCI Bus Frequencies
- Zero Input Output Propagation Delay
- Multiple Low-Skew Outputs
- Output–Output Skew Less than 250 ps
- Device–Device Skew Less than 700 ps
- One Input Drives 9 Outputs, Grouped as 4 + 4 + 1
- Less than 200 ps Cycle-to-Cycle Jitter is Compatible with Pentium® Based Systems
- Test Mode to Bypass PLL
- Accepts Spread Spectrum Clock at the Input
- Available in 16 Pin, 150 mil SOIC and 4.4 mm TSSOP
- 3.3 V Operation, Advanced 0.35 μ CMOS Technology
- Guaranteed Across Commercial and Industrial Temperature Ranges
- These are Pb–Free Devices



# **ON Semiconductor®**

www.onsemi.com



\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.





Figure 1. Block Diagram

| S2 | S1 | Clock A1 – A4 | Clock B1 – B4 | CLKOUT<br>(Note 1) | Output Source | PLL<br>ShutDown |
|----|----|---------------|---------------|--------------------|---------------|-----------------|
| 0  | 0  | Three-state   | Three-state   | Driven             | PLL           | Ν               |
| 0  | 1  | Driven        | Three-state   | Driven             | PLL           | Ν               |
| 1  | 0  | Driven        | Driven        | Driven             | Reference     | Y               |
| 1  | 1  | Driven        | Driven        | Driven             | PLL           | Ν               |

#### Table 1. SELECT INPUT DECODING

1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and the output.





# **Table 2. PIN DESCRIPTION**

| Pin # | Pin Name        | Description                                     |
|-------|-----------------|---|
| 1     | REF (Note 2)    | Input reference frequency, 5 V tolerant input.  |
| 2     | CLKA1 (Note 3)  | Buffered clock output, Bank A.                  |
| 3     | CLKA2 (Note 3)  | Buffered clock output, Bank A.                  |
| 4     | V <sub>DD</sub> | 3.3 V supply.                                   |
| 5     | GND             | Ground.   |
| 6     | CLKB1 (Note 3)  | Buffered clock output, Bank B.                  |
| 7     | CLKB2 (Note 3)  | Buffered clock output, Bank B.                  |
| 8     | S2 (Note 4)     | Select input, bit 2.                            |
| 9     | S1 (Note 4)     | Select input, bit 1.                            |
| 10    | CLKB3 (Note 3)  | Buffered clock output, Bank B.                  |
| 11    | CLKB4 (Note 3)  | Buffered clock output, Bank B.                  |
| 12    | GND             | Ground.   |
| 13    | V <sub>DD</sub> | 3.3 V supply.                                   |
| 14    | CLKA3 (Note 3)  | Buffered clock output, Bank A.                  |
| 15    | CLKA4 (Note 3)  | Buffered clock output, Bank A.                  |
| 16    | CLKOUT (Note 3) | Buffered output, internal feedback on this pin. |

Weak pulldown.
Weak pulldown on all outputs.
Weak pullup on these inputs.

#### Table 3. MAXIMUM RATINGS

| Parameter   | Min  | Мах                   | Unit |
|---|------|-----------------------|------|
| Supply Voltage to Ground Potential                      | -0.5 | +7.0                  | V    |
| DC Input Voltage (Except REF)                           | -0.5 | V <sub>DD</sub> + 0.5 | V    |
| DC Input Voltage (REF)                                  | -0.5 | 7                     | V    |
| Storage Temperature                                     | -65  | +150                  | °C   |
| Maximum Soldering Temperature (10 sec)                  |      | 260                   | °C   |
| Junction Temperature                                    |      | 150                   | °C   |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) |      | >2000                 | V    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## Table 4. RECOMMENDED OPERATING CONDITIONS

| Parameter       | Description                                 | Min                      | Max      | Unit     |    |
|-----------------|---|--------------------------|----------|----------|----|
| V <sub>DD</sub> | Supply Voltage                              |                          | 3.0      | 3.6      | V  |
| T <sub>A</sub>  | Operating Temperature (Ambient Temperature) | Industrial<br>Commercial | -40<br>0 | 85<br>70 | °C |
| CL              | Load Capacitance, below 100 MHz             |                          |          | 30       | pF |
| CL              | Load Capacitance, from 100 MHz to 133 MHz   |                          | 10       | pF       |    |
| C <sub>IN</sub> | Input Capacitance                           |                          |          | 7        | pF |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# Table 5. ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 3.0 V to 3.6 V, GND = 0 V, T<sub>A</sub> = -40°C to +85°C

| Parameter       | Description                      | Test Conditions  | Min | Max            | Unit |
|-----------------|----------------------------------|--|-----|----------------|------|
| V <sub>IL</sub> | Input LOW Voltage (Note 5)       |  |     | 0.8            | V    |
| V <sub>IH</sub> | Input HIGH Voltage (Note 5)      |  | 2.0 |                | V    |
| IIL             | Input LOW Current                | V <sub>IN</sub> = 0 V  |     | 50.0           | μΑ   |
| I <sub>IH</sub> | Input HIGH Current               | V <sub>IN</sub> = V <sub>DD</sub>  |     | 100.0          | μΑ   |
| V <sub>OL</sub> | Output LOW Voltage               | I <sub>OL</sub> = 8 mA (-1)<br>I <sub>OL</sub> = 12 mA (-1H)   |     | 0.4            | V    |
| V <sub>OH</sub> | Output HIGH Voltage              | I <sub>OH</sub> = -8 mA (-1)<br>I <sub>OH</sub> = -12 mA (-1H)   | 2.4 |                | V    |
| I <sub>DD</sub> | Supply Current (Commercial Temp) | Unloaded outputs at 66.67 MHz, Select inputs at $V_{DD}$   |     | 34             | mA   |
| I <sub>DD</sub> | Supply Current (Industrial Temp) | Unloaded outputs at 100 MHz<br>66.67 MHz<br>33 MHz<br>Select inputs at V <sub>DD</sub> or GND, at Room<br>Temp |     | 50<br>34<br>19 | mA   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. REF input has a threshold voltage of  $V_{DD}/2$ .

| Parameter         | Description                                     |                    | Test Conditions  | Min      | Тур      | Max        | Unit |
|-------------------|---|--------------------|--|----------|----------|------------|------|
| 1/t <sub>1</sub>  | Output Frequency                                |                    | 30 pF load<br>10 pF load   | 15<br>15 |          | 100<br>133 | MHz  |
| 1/t <sub>1</sub>  | Duty Cycle = $(t_2 / t_1) * 100$                | (−1, −1H)<br>(−1H) | Measured at 1.4 V, F <sub>OUT</sub> = 66.67 MHz<br>< 50 MHz                | 40<br>45 | 50<br>50 | 60<br>55   | %    |
| t <sub>3</sub>    | Output Rise Time                                | (–1)<br>(–1H)      | Measured between 0.8 V and 2.0 V   |          |          | 2.5<br>1.5 | ns   |
| t <sub>4</sub>    | Output Fall Time                                |                    | Measured between 2.0 V and 0.8 V   |          |          | 1.5        | ns   |
| t <sub>5</sub>    | Output-to-Output Skew                           |                    | All outputs equally loaded   |          |          | 250        | ps   |
| t <sub>6</sub>    | Delay, REF Rising Edge to CLKOUT<br>Rising Edge |                    | Measured at V <sub>DD</sub> /2   |          | 0        | ±350       | ps   |
| t <sub>7</sub>    | Device-to-Device Skew                           |                    | Measured at $V_{\mbox{\scriptsize DD}}/2$ on the CLKOUT pins of the device |          | 0        | 700        | ps   |
| t <sub>8</sub>    | Output Slew Rate                                |                    | Measured between 0.8 V and 2.0 V using Test Circuit #2                     | 1        |          |            | V/ns |
| tj                | Cycle-to-Cycle Jitter                           |                    | Measured at 66.67 MHz, loaded outputs                                      |          |          | 200        | ps   |
| t <sub>LOCK</sub> | PLL Lock Time                                   |                    | Stable power supply, valid clock presented on REF pin                      |          |          | 1.0        | ms   |

| ble 6. SWITCHING CHARACTERISTICS $V_{CC}$ = 3.0 V to 3.6 V, GND = 0 V, $T_A$ = -40°C to +85°C (Note 6) |
|--|
|--|

6. All parameters specified with loaded outputs in PLL-Mode.

#### Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input–output delay. For applications requiring zero input–output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero–input–output delay.

#### SWITCHING WAVEFORMS




Figure 3. Duty Cycle Timing







Figure 4. All Outputs Rise/Fall Time







#### Figure 6. Input – Output Propagation Delay




Figure 7. Device – Device Skew

### **TEST CIRCUITS**




Figure 8. Test Circuit #1




Figure 9. Test Circuit #2 For parameter  $t_8$  (output slew rate) on -1H devices


#### **ORDERING INFORMATION**

| Device          | Marking      | Operating Range            | Package               | Shipping <sup>†</sup> | Availability |
|-----------------|--------------|----------------------------|-----------------------|-----------------------|--------------|
| NB2309AI1DG     | 2309AI1G     | Industrial &<br>Commercial | SOIC-16<br>(Pb-Free)  | 48 Units / Rail       | Now          |
| NB2309AI1DR2G   | 2309AI1G     | Industrial &<br>Commercial | SOIC-16<br>(Pb-Free)  | 2500 Tape & Reel      | Now          |
| NB2309AI1HDG    | 2309AI1HG    | Industrial &<br>Commercial | SOIC-16<br>(Pb-Free)  | 48 Units / Rail       | Now          |
| NB2309AI1HDR2G  | 2309AI1HG    | Industrial &<br>Commercial | SOIC-16<br>(Pb-Free)  | 2500 Tape & Reel      | Now          |
| NB2309AI1DTG    | 2309<br>Al1  | Industrial &<br>Commercial | TSSOP-16<br>(Pb-Free) | 96 Units / Rail       | Now          |
| NB2309AI1DTR2G  | 2309<br>Al1  | Industrial &<br>Commercial | TSSOP-16<br>(Pb-Free) | 2500 Tape & Reel      | Now          |
| NB2309AI1HDTG   | 2309<br>Al1H | Industrial &<br>Commercial | TSSOP-16<br>(Pb-Free) | 96 Units / Rail       | Now          |
| NB2309AI1HDTR2G | 2309<br>Al1H | Industrial &<br>Commercial | TSSOP-16<br>(Pb-Free) | 2500 Tape & Reel      | Now          |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pentium is a registered trademark of Intel Corporation.






DIMENSIONS: MILLIMETERS

| DOCUMENT NUMBER:   | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposit<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |  |  |  |  |
|--|---|--|--|--|--|--|
| DESCRIPTION: SOIC-16 PAGE 1  |   |  |  |  |  |  |
| ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights nor the |   |  |  |  |  |  |





| DOCUMENT NUMBER:                           | 98ASH70247A                                 | Electronic versions are uncontrolled except when accessed directly from the Document Reposite<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.  |                             |  |  |
|--|---|---|-----------------------------|--|--|
| DESCRIPTION:                               | TSSOP-16                                    | PAGE 1 OF   |                             |  |  |
| the suitability of its products for any pa | articular purpose, nor does ON Semiconducto | stries, LLC dba ON Semiconductor or its subsidiaries in the United States<br>y products herein. ON Semiconductor makes no warranty, representation<br>r assume any liability arising out of the application or use of any product or<br>acidental damages. ON Semiconductor does not convey any license under | r circuit, and specifically |  |  |

© Semiconductor Components Industries, LLC, 2019

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor and the support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconducts harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized claim alleges that

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

#### North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥