

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, even if such claim any manner.

FAIRCHILD

SEMICONDUCTOR

MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

General Description

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\mbox{\scriptsize CC}}$ and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Ordering Code:

Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Features

■ Typical propagation delay: 20 ns

■ Low input current: 1 µA maximum

■ Fanout of 10 LS-TTL loads

TTL input compatible

■ Low quiescent current: 40 µA maximum (74HCT Series)

ces also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

(Note 2)	-
Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	–1.5 to V _{CC} +1.5V
DC Output Voltage (V _{OUT})	–0.5 to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units	
Supply Voltage (V _{CC})	4.5	5.5	V	
DC Input or Output Voltage				
(V _{IN} , V _{OUT})	0	V _{CC}	V	
Operating Temperature Range (T _A)	-40	+85	°C	
Input Rise or Fall Times				
(t _r , t _f)		500	ns	
Note 1: Absolute Maximum Ratings are those age to the device may occur.	values be	yond which	ch dam-	
			and the second second	

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

V _{CC} = 5\	$1 \pm 10\%$ (unless otherwise speci	fied)					
Symbol	Parameter	Conditions	T _A =	25°C	$T_{A}\!=\!-40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Cymbol		Conditions	Тур		Guaranteed L	imits	onito
VIH	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage			2.0	2.0	2.0	•
VIL	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage			0.0	0.0	0.0	v
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Output Voltage	$ I_{OUT} = 20 \ \mu A$	V _{CC}	V _{CC} - 0.1	V _{CC} - 0.1	V _{CC} - 0.1	
		$ I_{OUT} = 4.0$ mA, $V_{CC} = 4.5$ V	4.2	3.98	3.84	3.7	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Voltage	$ I_{OUT} = 20 \ \mu A$	0	0.1	0.1	0.1	
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND		±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND		8.0	80	160	۸
	Supply Current	$I_{OUT} = 0 \ \mu A$		0.0	50	100	μΑ
		$V_{IN} = 2.4V$ or 0.4V (Note 4)		1.0	1.3	1.5	mA

Note 4: This is measured per pin. All other inputs are held at V_{CC} ground.

MM74HCT164

Symb	pol Paran	neter		Conditi	ons		Тур	Guarante Limit	ed	Units	
f _{MAX}	Maximum Operating		50% Dut	у			55	35		MHz	
	Frequency from Cloo	k to Q	Cycle Cl	ock							
t _{PHL} , t _{PLH}	Maximum Propagati	on					17	27		ns	
	Delay Clock to Q										
t _{PHL}	Maximum Propagati	Maximum Propagation					23	38		ns	
	Delay from Clear to	Delay from Clear to Q					-				
t _{REM}	Minimum Removal I	Minimum Removal Time,					3	6		ns	
	Clear to Clock	Clear to Clock					0	40			
t _S	Minimum Set Up Tim	Minimum Set Up Time		S			6	13		ns	
	Data to Clock		1 2 00 -				4.5			ns	
ťн	Clock to Doto		t _S ≥ 20 n	S			1.5	5			
+	Minimum Dulaa Widt	h					0	16		20	
w	Clock Broost or Clo						9	10		ns	
Symbol	Parameter	Parameter Condition		T _A =	25°C Max	T _A =- Mir	-40°C to 85°C Max	$I_A = -55^{\circ}C$ to Min	C to 125°C Max	Aax	
fMAX	Maximum Operating	50% Duty		45	30		25		22	N	
	Frequency	Cycle Clock									
	Maximum Propagation			20	30		38		45		
t _{PHL} , t _{PLH}											
t _{PHL} , t _{PLH}	Delay from Clock to Q										
t _{PHL} , t _{PLH}	Delay from Clock to Q Maximum Propagation			26	41		51		61		
t _{PHL} , t _{PLH}	Delay from Clock to Q Maximum Propagation Delay from Clear to Q			26	41		51		61		
t _{PHL} , t _{PLH}	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time			26 4	41 8		51		61 14		
t _{PHL} , t _{PLH}	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock			26 4	41 8		51		61		
t _{PHL} , t _{PLH} t _{PHL} t _{REM}	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time	t _H ≥20 ns		26 4 7	41 8 15		51 10 19		61 14 23		
^t PHL ^{, t} PLH ^t PHL ^t REM t _S	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock	t _H ≥ 20 ns		26 4 7	41 8 15		51 10 19		61 14 23		
tphl, tplh tphl tren trem ts th	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Cleak to Data	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5	41 8 15 5		51 10 19 5		61 14 23 5		
tphL, tpLH	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulco Width	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5	41 8 15 5		51 10 19 5 22		61 14 23 5		
tphl, tplh tphl trem trem ts ts th	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock or Clear	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18		51 10 19 5 22		61 14 23 5 27		
tphL, tpLH tphL trem trem ts ty th th	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Ionut Rise and	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18		51 10 19 5 22 500		61 14 23 5 27 500		
^t pнL, ^t pLH tpнL tpнL tREM t ts ty t t w t t w	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18 500		51 10 19 5 22 500		61 14 23 5 27 500		
tpнL, tpLH tpнL tpнL ts ts ts ty tr tr tr tr tr tr tr tr tr tr tr	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18 500 15		51 10 19 5 22 500 19		61 14 23 5 27 500 22		
tpнL, tpLH tpнL tpнL trem ts ts ts t t t w t, t t t т L, t т L, t т L, t т L, t т L, t т L, t L, t L, t L, t L, t L, t L, t L, t	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time	$t_H \ge 20 \text{ ns}$ $t_S \ge 20 \text{ ns}$		26 4 7 1.5 10	41 8 15 5 18 500 15		51 10 19 5 22 500 19		61 14 23 5 27 500 22		
tpнL, tpLH tpнL tpнL ts ts ts ty tr, t tr, t trnL, trLH CPD	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time Power Dissipation	t _H ≥ 20 ns t _S ≥ 20 ns t _S ≥ 20 ns		26 4 7 1.5 10	41 8 15 5 18 500 15		51 10 19 5 22 500 19		61 14 23 5 27 500 22		
tpнL, tpLH tpнL tpнL treeм ts ts ts tr tw tr, tr trnL, trLH CPD	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time Power Dissipation Capacitance (Note 5)	t _H ≥ 20 ns t _S ≥ 20 ns t _S ≥ 20 ns		26 4 7 1.5 10 10	41 8 15 5 18 500 15		51 10 19 5 22 500 19		61 14 23 5 27 500 22		
tpнL, tpLH tpнL tpнL ts ts ts th tw tr, tr trнL, trLH CPD C _{IN}	Delay from Clock to Q Maximum Propagation Delay from Clear to Q Minimum Removal Time Clear to Clock Minimum Setup Time Data to Clock Minimum Hold Time Clock to Data Minimum Pulse Width Clock, or Clear Maximum Input Rise and Fall Time Maximum Output Rise and Fall Time Power Dissipation Capacitance (Note 5) Maximum Input	t _H ≥ 20 ns t _S ≥ 20 ns (per flip-flop)		26 4 7 1.5 10 160 5	41 8 15 5 18 500 15 10		51 10 19 5 22 500 19 10		61 14 23 5 27 500 22 22		

www.fairchildsemi.com





www.fairchildsemi.com



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.