

# 81 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER

#### 1 FEATURES

- 88 x 128 bits Display Data RAM
- Programmable MUX rate
- Programmable Frame Rate
- X,Y Programmable Carriage Return
- Dual Partial Display Mode
- Row by Row Scrolling
- Automatic data RAM Blanking procedure
- Selectable Input Interface:
  - I<sup>2</sup>C Bus Fast and Hs-mode (read and write)
  - Parallel Interface (read and write)
  - Serial Interface (read and write)
- Fully Integrated Oscillator requires no external components
- CMOS Compatible Inputs
- Fully Integrated Configurable LCD bias voltage generator with:
  - Selectable multiplication factor (up to 6X)
  - Effective sensing for High Precision Output
  - Eight selectable temperature compensation coefficients
- Designed for chip-on-glass (COG) applications

- Low Power Consumption, suitable for battery operated systems
- Logic Supply Voltage range from 1.7 to 3.6V
- High Voltage Generator Supply Voltage range from 2.4 to 4.2V
- Display Supply Voltage range from 4.5 to 13V
- Backward Compatibility with STE2001


#### 2 DESCRIPTION

The STE2002S is a low power CMOS LCD controller driver. Designed to drive a 81 rows by 128 columns graphic display, provides all necessary functions in a single chip, including on-chip LCD supply and bias voltages generators, resulting in a minimum of externals components and in a very low power consumption. The STE2002S features three standard interfaces (Serial, Parallel & I<sup>2</sup>C) for ease of interfacing with the host mcontroller

Table 1. Order codes.

Part Numbers	Туре
STE2002SDIE1	Bumped Wafers
STE2002SDIE2	Bumped Dice on Waffle Pack

Figure 1. Block Diagram



1/54

October 2005

# **Table of Contents**

1	Feat	ures	1
2	Desc	ription	1
3	Pin [	Description	3
4	Circu	uit Description	7
	4.1	Supplies Voltages and Grounds	7
	4.2	Internal Supply Voltage Generator	7
	4.3	Oscillator	7
	4.4	Bias Levels	7
	4.5	LCD Voltage Generation	8
	4.6	Temperature Coefficient	9
5	Disp	lay Data RAM	10
6	Instr	uction Set	19
	6.1	Reset (RES)	19
	6.2	Power Down (PD = 1)	19
	6.3	Memory Blanking Procedure	19
	6.4	Checker Board Procedure	19
	6.5	Scrolling function	20
	6.6	Dual Partial Display	21
7	Bus	Interfaces	22
	7.1	I <sup>2</sup> C Interface	22
	7	.1.1 Communication Protocol	23
	7.2	Serial Interface	24
	7.3	Parallel Interface	26
8	Elec	trical Specifications	39

# **3 PIN DESCRIPTION**

**Table 2. Pin Description** 

		_	T				
N°	Pad	Туре	Function				
R0 to R80	130-169 288-248	0	LCD Row Driver Output				
ICON	129	0	ICON Row Driver				
C0 to C127	128-1	0	LCD Column Driver Output				
Vss	186-195	GND	Ground pads.				
VDD1	226-231	Supply	IC Positive Power Supply				
VDD2	220-225	Supply	Internal Generator Supply Voltage	es.			
VLCDIN	176-180	Supply	LCD Supply Voltages for the Colu	mn and Row Output Drivers.			
VLCDOUT	170-174	Supply	Voltage Multiplier Output				
VLCDSENSE	175	Supply	Voltage Multiplier Regulation Inpu Tuning	tt. V <sub>LCDOUT</sub> Sensing for Output Voltage Fine			
V <sub>SSAUX</sub>	200, 213, 239	0	Ground Reference for Selection F	Pins Configuration			
SEL1,2	234,235	l	Interface Mode Selection				
EXT_SET	236	I	Extended Instruction Set Selection				
			EXT PAD CONFIG INSTRUCTION SET SELECTED				
			VSS or VSSAUX	BASIC			
			VDD1	EXTENDED			
ICON_MO	233	I	ICON ROW Management				
DE			ICON MODE PAD CONFIG	ICON MODE STATUS			
			VSS or VSSAUX	DISABLED			
			VDD1	ENABLED			
SDA_IN	197	Į	I <sup>2</sup> C Bus Data In				
SDA_OUT1,2	198,199	0	I <sup>2</sup> C Bus Data Out				
SCL	196	I	I <sup>2</sup> C bus Clock				
SA0	237	I	I <sup>2</sup> C Slave Address BIT 0				
SA1	238	I	I <sup>2</sup> C Slave Address BIT 1				
OSCIN	232	1	External Oscillator Input				
OSCOUT	181	0	Internal/External Oscillator Out				
RES	201	I	Reset Input. Active Low.				
DB0 to DB7	204-211	I/O	Parallel Interface 8 Bit Data Bus				
R/W	212	I	Parallel Interface Read & Write Control Line				
PCLK	202	I	Parallel Interface Data Latch Sign	al.			
PD/C	203	I	Parallel Interface Data/Command	Selector			



Table 2. Pin Description (continued)

N°	Pad	Туре	Function				
SDIN	217	I	Serial Interface Data Input				
SCLK	214	I	Serial Interface Clock				
SCE	215	I	Serial Interface ENABLE. When Low the	e Incoming Data are Clocked In.			
SD/C	216	I	Serial Interface Data/Command Selector	or			
SOUT	218	0	Serial Out				
BSYFLG	219	0	Active Procedure Flag. Notice if There is an ongoing Internal Operation or an active reset. Active Low.				
T1 to T12	240-247,	I/O	Test Pads - A 50kohm pull-down resistor is added on input pis				
	182-185		Pad_name	Pin_configuration			
			TEST_1	OPEN			
			TEST_2	OPEN			
			TEST_3	OPEN			
			TEST_4	VSS/VSSAUX			
			TEST_5	VSS/VSSAUX			
			TEST_6	VSS/VSSAUX			
			TEST_7	VSS/VSSAUX			
			TEST_8	VSS/VSSAUX			
			TEST_9	VSS/VSSAUX			
			VSS/VSSAUX				
			TEST_11	VSS/VSSAUX			
			TEST_12	VSS/VSSAUX			

Figure 2. Chip Mechanical Drawing





Figure 3. Improved ALTH & PLESKO Driving Method



#### 4 CIRCUIT DESCRIPTION

#### 4.1 Supplies Voltages and Grounds

 $V_{DD2}$  is supply voltages to the internal voltage generator (see below). If the internal voltage generator is not used, this should be connected to  $V_{DD1}$  pad.  $V_{DD1}$  supplies the rest of the IC.  $V_{DD1}$  supply voltage could be different form  $V_{DD2}$ .

 $V_{DD2} \ge \frac{2V_{LCD}}{(n+4)} + 200 \text{ mV}$ 

#### 4.2 Internal Supply Voltage Generator

The IC has a fully integrated (no external capacitors required) charge pump for the Liquid Crystal Display supply voltage generation. The multiplying factor can be programmed to be: Auto, X6, X5, X4, X3, X2, using the 'set CP Multiplication' Command. If Auto is set, the multiplying factor is automatically selected to have the lowest current consumption in every condition. This make possible to have an input voltage that changes over time and a constant  $V_{LCD}$  voltage. The output voltage ( $V_{LCDOUT}$ ) is tightly controlled through the  $V_{LCDSENSE}$  pad. For this voltage, eight different temperature coefficients (TC, rate of change with temperature) can be programmed using the bits TC1 and TC0 and T2,T1 & T0. This will ensure no contrast degradation over the LCD operating range. Using the internal charge pump, the  $V_{LCDIN}$  and  $V_{LCDOUT}$  pads must be connected together. An external supply could be connected to  $V_{LCDIN}$  to supply the LCD without using the internal generator. In such event the  $V_{LDCOUT}$  and  $V_{LCDSENSE}$  must be connected to GND and the internal voltage generator must be programmed to zero (PRS = [0;0], Vop = 0 - Reset condition).

#### 4.3 Oscillator


A fully integrated oscillator (requires no external components) is present to provide the clock for the Display System. When used the OSC pad must be connected to  $V_{DD1}$  pad. An external oscillator could be used and fed into the OSC pin. An oscillator out is provided on the OSCOUT Pad to cascade two or more drivers

# 4.4 Bias Levels

To properly drive the LCD, six (Including VLCD and VSS) different voltage (Bias) levels are generated. The ratios among these levels and VLCD, should be selected according to the MUX ratio (m). They are established to be (Fig. 4):

$$V_{LCD}, \frac{n+3}{n+4}, V_{LCD}, \frac{n+2}{n+4}, V_{LCD}, \frac{2}{n+4}, V_{LCD}, \frac{1}{n+4}, V_{LCD}, V_{SS}$$

Figure 4. Bias level Generator



thus providing an 1/(n+4) ratio, with n calculated from:

$$n = \sqrt{m} - 3$$

For m = 81, n = 6 and an 1/10 ratio is set.

For m = 65, n = 5 and an 1/9 ratio is set.

The STE2002S provides three bits (BS0, BS1, BS2) for programming the desired Bias Ratio as shown below:

	, , , , , , , , , , , , , , , , , , , ,	1 0	
BS2	BS1	BS0	n
0	0	0	7
0	0	1	6
0	1	0	5
0	1	1	4
1	0	0	3
1	0	1	2
1	1	0	1
1	1	1	0

The following table Bias Level for m = 65 and m = 81 are provided:

Symbol	m = 65 (1/9)	m = 81 (1/10)
V1	V <sub>LCD</sub>	$V_{LCD}$
V2	8/9*V <sub>LCD</sub>	9/10*V <sub>LCD</sub>
V3	7/9*V <sub>LCD</sub>	8/10*V <sub>LCD</sub>
V4	2/9*V V <sub>LCD</sub>	2/10*V <sub>LCD</sub>
V5	1/9 *V <sub>LCD</sub>	1/10*V <sub>LCD</sub>
V6	V <sub>SS</sub>	V <sub>SS</sub>

#### 4.5 LCD Voltage Generation

The LCD Voltage at reference temperature ( $To = 27^{\circ}C$ ) can be set using the VOP register content according to the following formula:

$$V_{LCD}(T=To) = V_{LCD}o = (Ai+V_{OP} \cdot B)$$
 (i=0,1,2)

with the following values:

Symbol	Value	Unit	Note
Ao	2.95	V	PRS = [0;0]
A1	6.83	V	PRS = [0;1]
A2	10.71	V	PRS = [1;0]
В	0.0303	V	
То	27	°C	

Note that the three PRS values produce three adjacent ranges for VLCD. If the  $V_{OP}$  register and PRS bits are set to zero the internal voltage generator is switched off.

The proper value for the VLCD is a function of the Liquid Crystal Threshold Voltage (Vth) and of the Multiplexing Rate. A general expression for this is:

$$V_{LCD} = \frac{1 + \sqrt{m}}{\sqrt{2 \cdot \left(1 - \frac{1}{\sqrt{m}}\right)}} \cdot V_{th}$$

For MUX Rate m = 65 the ideal  $V_{LCD}$  is:

$$V_{LCD(to)} = 6.85 \cdot V_{th}$$

than:

$$V_{op} = \frac{(6.85 \cdot V_{th} - A_i)}{0.03}$$

# 4.6 Temperature Coefficient

As the viscosity, and therefore the contrast, of the LCD are subject to change with temperature, there's the need to vary the LCD Voltage with temperature. The STE2002S provides the possibility to change the VLCD in a linear fashion against temperature with eight different Temperature Coefficient selectable through the T2, T1 and T0 bits. Only four of them are available with basic instruction set (TC1 & TC0 Bits).


Table 3.

NAME	TC1	TC0	Value	Unit
TC0	0	0	-0.0⋅ 10 <sup>-3</sup>	1/ °C
TC2	0	1	-0.7 · 10 <sup>-3</sup>	1/°C
TC3	1	0	-1.05· 10 <sup>-3</sup>	1/°C
TC6	1	1	-2.1 · 10 <sup>-3</sup>	1/°C

Table 4.

NAME	T2	T1	T0	Value	Unit
TC0	0	0	0	-0.0⋅ 10 <sup>-3</sup>	1/ °C
TC1	0	0	1	-0.35 · 10 <sup>-3</sup>	1/°C
TC2	0	1	0	-0.7 · 10 <sup>-3</sup>	1/°C
TC3	0	1	1	-1.05⋅ 10 <sup>-3</sup>	1/°C
TC4	1	0	0	-1.4 · 10 <sup>-3</sup>	1/°C
TC5	1	0	1	-1.75⋅ 10 <sup>-3</sup>	1/°C
TC6	1	1	0	-2.1 · 10 <sup>-3</sup>	1/°C
TC7	1	1	1	-2.3⋅ 10 <sup>-3</sup>	1/°C

Figure 5.



Finally, the V<sub>LCD</sub> voltage at a given (T) temperature can be calculated as:

$$V_{LCD}(T) = V_{LCD}o \cdot [1 + (T-To) \cdot TC]$$

#### 5 DISPLAY DATA RAM

The STE2002S, provides an 88X128 bits Static RAM to store Display data. This is organized into 11 (Bank0 to Bank10) banks with 128 Bytes. One of these banks (128 bits wide) can be used for Icons. RAM access is accomplished in either one of the Bus Interfaces provided (see below). Allowed addresses are X0 to X127 (Horizontal) and Y0 to Y10 (Vertical).

When writing to RAM, four addressing mode are provided:

- Normal Horizontal (MX=0 and V=0), having the column with address X= 0 located on the left of the memory map. The X pointer is increased after each byte written. After the last column address (X=X-Carriage), Y address pointer is set to jump to the following bank and X restarts from X=0. (Fig. 6)
- Normal Vertical (MX=0 and V=1), having the column with address X= 0 located on the left of the memory map. The Y pointer is increased after each byte written. After the last Y bank address (Y=Y-Carriage), X address pointer is set to jump to next column and Y restarts from Y=0 (Fig. 7).
- Mirrored Horizontal (MX=1 and V=0), having the column with address X= 0 located on the right of the memory map. The X pointer is increased after each byte written. After the last column address (X=X-Carriage), Y address pointer is set to jump to the next bank and X restarts from X=0 (fig. 8).
- Mirrored Vertical (MX=1 and V=1), having the column with address X= 0 located on the right of the memory map. The Y pointer is increased after each byte written. After the last Y bank address (Y=Y-Carriage), the X pointer is set to jump to next column and Y restarts from Y=0 (fig. 9).

After the last allowed address (X;Y)=(X-Carriage; Y-Carriage), the address pointers always jump to the cell with address (X;Y)=(0;0) (Figg. 10, 11, 12 & 13).

Data bytes in the memory could have the MSB either on top (D0 = 0, Fig.14) or on the bottom (D0=1, Fig. 15).

The STE2002S provides also means to alter the normal output addressing. A mirroring of the Display along the X axis is enabled setting to a logic one MY bit. This function doesn't affect the content of the memory RAM. It is only related to the visualization process.

When ICON MODE=1 the Icon Row is not mirrored with MY and is not scrolled. When ICON Mode=0 the Icon Row is like the other graphic lines and is mirrored and scrolled.

Four are the multiplex ratio available when the partial display mode is disabled (MUX 33, MUX 49, MUX 65 and MUX 81).

Only a subset of writable rows are output on Row drivers.

When **Y-Carriage<MUX/8**, if Mux 65 is selected only the first 65 memory rows are visualized, if Mux 49 is selected only the first 49 memory rows are visualized, if Mux 33 is selected only the first 33 memory rows are visualized. All unused Row and Column drivers must be left floating.

When **Y-Carriage<MUX/8**, the icon Bank is located to BANK 10 in MUX 81 Mode, to BANK8 in MUX 65 Mode, to BANK 6 in MUX 49 Mode and to BANK 4 in MUX 33 Mode.

When **Y-Carriage>MUX/8** lines only 33, 49, 65 or 81 lines are visualized but it is possible to select which lines of DDRAM are connected on the output drivers. The DDRAM rows to visualized can be selected in the 0-Y-Carriage\*8 range using the scrolling function.

When **Y-Carriage>MUX lines**, the icon row is moved in DDRAM to the first row of the Y-CARRIAGE Return BANK even if it is always connected on the same output Driver.

When MY=0, the icon Row is output on R80 in mux 81 mode, on R72 in MUX 65, on R64 in MUX49 and on R56 in MUX 33.

When MY=1, and ICON MODE=1, the icon Row is output on R80 in mux 81 mode, on R72 in MUX 65, on R64 in MUX49 and on R56 in MUX 33.

When MY=1, and ICON MODE=0, the icon Row is output on R0 whatever is the MUX Rate.

When ICON MODE =1, the Memory ICON Row content is output on ICON Pad.

If Not Used ICON Pad must be left floating.

Figure 6. Automatic data RAM writing sequence with V=0 and Data RAM Normal Format (MX=0)<sup>1</sup>




Figure 7. Automatic data RAM writing sequence with V=1 and Data RAM Normal Format (MX=0)<sup>1</sup>




Figure 8. Automatic data RAM writing sequence with V=0 and Data RAM Mirrored Format (MX=1)<sup>1</sup>





Figure 9. Automatic data RAM writing sequence with V=1 and Data RAM Mirrored Format (MX=1)<sup>1</sup>



1. X Carriage=127; Y-Carriage = 12

Figure 10. Automatic data RAM writing sequence with X-Y Carriage Return (V=0; MX=0)




Figure 11. Automatic data RAM writing sequence with X-Y Carriage Return (V=1; MX=0)




Figure 12. Automatic data RAM writing sequence with X-Y Carriage Return (V=0; MX=1)




Figure 13. Automatic data RAM writing sequence with X-Y Carriage Return (V=1; MX=1)




Figure 14. Data RAM Byte organization with D0 = 0




Figure 15. Data RAM Byte organization with D0 = 1




Figure 16. Memory Rows vs. Row drivers mapping with MY=0, MUX81, ICON MODE=0,1




Figure 17. Memory Rows vs. Row drivers mapping with MY=0, MUX 81, SCROLL POINTER = +3, ICON MODE=1




Figure 18. Memory Rows vs. Row drivers mapping with MY=0, MUX 81, SCROLL POINTER=+3, ICON MODE=0




Figure 19. Memory Rows vs. Row drivers mapping with MUX 65 Y-CARRIAGE<=8 SCROLL POINTER=0, ICON MODE=1




Figure 20. Memory Rows vs. Row drivers mapping with MUX65, Y-CARRIAGE>8, SCROLL POINTER=0, ICON MODE=1




Figure 21. Memory Rows vs. Row drivers mapping with MUX65, Y-CARRIAGE>8, SCROLL POINTER=3, ICON MODE=1,




Figure 22. Memory Rows vs. Row drivers mapping with MY=1, MUX81, ICON MODE 0,1 SCROLL POINTER=0




Figure 23. Memory Rows vs. Row drivers mapping with MY=1, MUX81, SCROLL OFFSET= +3, ICON MODE =0




Figure 24. Memory Rows vs. Row drivers mapping with MY=1, MUX81, SCROLL OFFSET= +3, ICON MODE =1




Figure 25. Row Drivers vs. LCD Panel Interconnection in MUX81 Mode




Figure 26. Row Drivers vs. LCD Panel Interconnection in MUX65 Mode




Figure 27. Row Drivers vs. LCD Panel Interconnection in MUX49 Mode





Figure 28. Row Drivers vs. LCD Panel Interconnection in MUX33 Mode



#### **6 INSTRUCTION SET**

Two different instructions formats are provided:

- With D/C set to LOW
- commands are sent to the Control circuitry.
- With D/C set to HIGH

the Data RAM is addressed.

Two different instruction set are embedded: the STE2001-like instruction set and the extended instruction set. To select the STE2001-like instruction set the EXT pad has to be connected to a logic LOW (connect to VSS). To select the extended instruction the EXT pad has to be connected to a logic HIGH (connect to VDD1).

The instructions have the syntax summarized in Table 1 (basic-set) and Table 2 (extended set)

# 6.1 Reset (RES)

At power-on, all internal registers are configured with the default value. The RAM content is not defined. A Reset pulse on RES pad (active low) re-initialize the internal registers content (see Tables 3,4,5,&6). Applying a reset pulse, every on-going communication with the host controller is interrupted. After the power-on, the Software Reset instruction can be used to re-load the reset configuration into the internal registers

The Default configurations is: .

- Horizontal addressing (V = 0)
- Normal instruction set (H[1:0] = 0)
- Normal display (MX = MY = 0)
- Display blank (E = D = 0)
- Address counter X[6: 0] = 0 and Y[4: 0] = 0
- Temperature coefficient (TC[1: 0] = 0)
- Bias system (BS[2: 0] = 0)
- Multiplexing Ratio (M[1:0]=0)
- Frame Rate (FR[1:0]="75Hz")
- Power Down (PD = 1)
- Dual Partial Display Disabled (PE=0)
- V<sub>OP</sub>=0

A MEMORY BLANK instruction can be executed to clear the RAM content.

#### 6.2 Power Down (PD = 1)

When at Power Down, all LCD outputs are kept at  $V_{SS}$  (display off). Bias generator and  $V_{LCD}$  generator are OFF ( $V_{LCDOUT}$ ) output is discharged to  $V_{SS}$ , and then is possible to disconnect  $V_{LCDOUT}$ ). The internal Oscillator is in off state. An external clock can be provided. The RAM contents is not cleared.

#### 6.3 Memory Blanking Procedure

This instruction allows to fill the memory with "blank" patterns, in order to delete patterns randomly generated in memory when starting up the device. This instruction substitutes (128X11) single "write" instructions. It is possible to program "Memory Blanking Procedure" only under the following conditions:

- PD bit = 0

The end of the procedure will be notified on the BSY\_FLG pad going HIGH (while LOW the procedure is running). Any instruction programmed with BSY\_FLG LOW will be ignored that is, no instruction can be programmed for a period equivalent to 128X11 internal write cycles (128X11X1/fclock). The start of Memory blanking procedure will be between one and two fclock cycles from the last active edge (E rising edge for the parallel interface, last SCLK rising edge for the Serial interface, last SCL rising edge for the I<sup>2</sup>C interface).

#### 6.4 Checker Board Procedure

This instruction allows to fill the memory with "checker-board" pattern. It is mainly intended to developers, who can now simply obtain complex module test configuration by means of a single instruction. It is possible to program "Checker Board Procedure" only under the following conditions:

47/

- PD bit = 0

The end of the procedure will be notified on the BSY\_FLG pad going HIGH, while LOW the procedure is running. Any instruction programmed with BSY\_FLG LOW will be ignored, that is, no instruction can be programmed for a period equivalent to 128X11 internal write cycles (128X11X1/fclock). The start of Memory blanking procedure will be between one and two fclock cycles from the last active edge (E rising edge for the parallel interface, last SCLK rising edge for the Serial interface, last SCLK rising edge for the Serial interface, last SCL rising edge for the I<sup>2</sup>C interface).

# 6.5 Scrolling function

The STE2002S can scroll the graphics display in units of raster-rows. The scrolling function is achieved changing the correspondence between the rows of the logical memory map and the output row drivers. The scroll function doesn't affect the data ram content. It is only related to the visualization process. The information output on the drivers is related to the row reading sequence (the 1st row read is output on R0, the 2nd on R1 and so on). Scrolling means reading the matrix starting from a row that is sequentially increased or decreased. After every scrolling command the offset between the memory address and the memory scanning pointer is increased or decreased by one. The offset range changes in accordance with MUX Rate. After 80th/81th scrolling commands in MUX 81 mode, or after the 64th/65th scrolling commands in mux 65 mode, or after 48nd/49rd scrolling command in MUX 49 mode, or after 32nd/33rd scrolling command in MUX 33 mode, the offset between the memory address and the memory scanning pointer is again zero (Cyclic Scrolling).

A Reset Scrolling Pointer instruction can be executed to force to zero the offset between the memory address and the memory scanning pointer

The Icon Row is not scrolled if ICON MODE =1. If ICON MODE=0 the last row is like a general purpose row and it is scrolled as other rows.

If the DIR Bit is set to a logic zero the offset register is increased by one and the raster is scrolled from top down. If the DIR Bit is set to a logic one the offset register is decreased by one and the raster is scrolled from bottom-up.

Table 5.

MUX RATE	ICON MODE	OFFSET RANGE	DESCRIPTION	ICON Row Driver with MY=0
MUX 33	1	0-31	ICON ROW NOT SCROLLED	R56
MUX 33	0	0-32	33 LINE GRAPHIC MATRIX	R56
MUX 49	1	0-47	ICON ROW NOT SCROLLED	R64
MUX 49	0	0-48	49 LINE GRAPHIC MATRIX	R64
MUX 65	1	0-63	ICON ROW NOT SCROLLED	R72
MUX 65	0	0-64	65 LINE GRAPHIC MATRIX	R72
MUX 81	1	0-79	ICON ROW NOT SCROLLED	R80
MUX 81	0	0-80	81 LINE GRAPHIC MATRIX	R80

#### 6.6 Dual Partial Display

If the PE Bit is set to a logic one the dual partial display mode is enabled.

Eight partial display modes are available. The offset of the two partial display zones is row by row programmable. The Icon row is accessed last in each partial display frame.

Two sets of register for the HV-generator parameters are provided (PRS[1:0], Vop[6:0], BS[2:0], CP[2:0].). This allows switching from normal mode to partial display mode applying one instruction. The HV generator is automatically re configured using the parameters related to the enabled mode. The parameters of the two sets of registers with the same function are located in the same position of the instruction set. The registers related to the normal mode are accessible when normal mode (PE=0) is selected, the others are accessible when the partial display mode is enabled (PE=1). To Setup PRS[1:0], Vop[6:0], BS[2:0], CP[2:0] values the instruction flow proposed in Fig.46 must be followed. To setup Partial Display Sectors Start Address and Partial Display Mode no particular instruction flow has to be followed.

.

PD2	PD1	PD0	SECTION 1	SECTION2 (*)	RESET STATE
0	0	0	0	8 + Icon Row	
0	0	1	8	0 + Icon Row	
0	1	0	8	8 + Icon Row	
0	1	1	0	16 + Icon Row	000
1	0	0	16	0 + Icon Row	
1	0	1	8	16 + Icon Row	
1	1	0	16	8 + Icon Row	
1	1	1	16	16 + Icon Row	

<sup>(\*)</sup> section2=y if lcon=0; section2=y+lcon if lcon=1

#### 7 BUS INTERFACES

To provide the widest flexibility and ease of use the STE2002S features three different methods for interfacing the host Controller. To select the desired interface the SEL1 and SEL2 pads need to be connected to a logic LOW (connect to GND) or a logic HIGH (connect to VDD). All the I/O pins of the unused interfaces must be connected to GND.

All interfaces are working while the STE2002S is in Power Down

Table 6..

SEL2	SEL1	Interface	Note
0	0	l <sup>2</sup> C	Read and Write; Fast and High Speed Mode
0	1	Serial	Read and Write
1	0	Parallel	Read and Write
1	1		Not Used

#### 7.1 I<sup>2</sup>C Interface

The  $I^2C$  interface is a fully complying  $I^2C$  bus specification, selectable to work in both Fast (400kHz Clock) and High Speed Mode (3.4MHz).

This bus is intended for communication between different lcs. It consists of two lines: one bi-directional for data signals (SDA) and one for clock signals (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via an active or passive pull-up.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

BUS not busy: Both data and clock lines remain High.

**Start Data Transfer:** A change in the state of the data line, from High to Low, while the clock is High, define the START condition.

**Stop Data Transfer:** A Change in the state of the data line, from low to High, while the clock signal is High, defines the STOP condition.

**Data Valid:** The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the High period of the clock signal. The data on the line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and the stop conditions is not limited. The information is transmitted bytewide and each receiver acknowledges with the ninth bit.

By definition, a device that gives out a message is called "transmitter", the receiving device that gets the signals is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves"

**Acknowledge.** Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA\_IN line during the acknowledge clock pulse. Of course, setup and hold time must be taken into account. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of

the slave. In this case, the transmitter must leave the data line High to enable the master to generate the STOP condition.

Connecting SDA\_IN and SDA\_OUT together the SDA line become the standard data line. Having the acknowledge output (SDAOUT) separated from the serial data line is advantageous in Chip-On-Glass (COG) applications. In COG applications where the track resistance from the SDAOUT pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is possible that during the acknowledge cycle the STE2002S will not be able to create a valid logic 0 level. By splitting the SDA input from the output the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDACK pad to the system SDA line to guarantee a valid LOW level.

To be compliant with the I<sup>2</sup>C-bus Hs-mode specification the STE2002S is able to detect the special sequence "S00001xxx". After this sequence no acknowledge pulse is generated.

Since no internal modification are applied to work in Hs-mode, the device is able to work in Hs-mode without detecting the master code.





Figure 29. Bit transfer and START, STOP conditions definition





#### 7.1.1 Communication Protocol

The STE2002S is an I<sup>2</sup>C slave. The access to the device is bi-directional since data write and status read are allowed. Four are the device addresses available for the device. All have in common the first 5 bits (01111). The two least significant bit of the slave address are set by connecting the SA0 and SA1 inputs to a logic 0 or to a logic 1.

To start the communication between the bus master and the slave LCD driver, the master must initiate a START condition. Following this, the master sends an 8-bit byte, shown in Fig. 30, on the SDA bus line (Most significant bit first). This consists of the 7-bit Device select Code, and the 1-bit Read/Write Designator (R/W).

All slaves with the corresponding address acknowledge in parallel, all the others will ignore the l<sup>2</sup>C-bus transfer.

#### 7.1.1.1 Writing Mode.

If the R/W bit is set to logic 0 the STE2002S is set to be a receiver. After the slaves acknowledge one or more command word follows to define the status of the device.

A command word is composed by two bytes. The first is a control byte which defines the Co and  $D/\overline{C}$  values, the second is a data byte (fig 31). The Co bit is the command MSB and defines if after this command will follow one data byte and an other command word or if will follow a stream of data (Co = 1 Command word, Co = 0 Stream of data). The  $D/\overline{C}$  bit defines whether the data byte is a command or RAM data ( $D/\overline{C}$  = 1 RAM Data,  $D/\overline{C}$  = 0 Command).

If Co =1 and  $D/\overline{C}$  = 0 the incoming data byte is decoded as a command, and if Co =1 and  $D/\overline{C}$  =1, the following data byte will be stored in the data RAM at the location specified by the data pointer.

Every byte of a command word must be acknowledged by all addressed units.


After the last control byte, if  $D/\overline{C}$  is set to a logic 1 the incoming data bytes are stored inside the STE2002S Display RAM starting at the address specified by the data pointer. The data pointer is automatically updated after every byte written and in the end points to the last RAM location written.

Every byte must be acknowledged by all addressed units.

### 7.1.1.2 Reading Mode.

If the R/W bit is set to logic 1 the chip will output data immediately after the slave address. If the D/C bit sent during the last write access, is set to a logic 0, the byte read is the status byte.

Figure 31. Communication Protocol



#### 7.2 SERIAL INTERFACE

The STE2002S serial Interface is a bidirectional link between the display driver and the application supervisor. It consists of five lines: two for data signals (SDIN, SOUT), one for clock signals (SCLK), one for the peripheral enable  $(\overline{SCE})$  and one for mode selection  $(\overline{SD/C})$ .

The serial interface is active only if the SCE line is set to a logic 0. When  $\overline{SCE}$  line is high the serial peripheral power consumption is zero. While  $\overline{SCE}$  pin is high the serial interface is kept in reset.

The STE2002S is always a slave on the bus and receive the communication clock on the SCLK pin from the master.

Information are exchanged byte-wide. During data transfer, the data line is sampled on the positive SCLK edge.

 $SD/\overline{C}$  line status indicates whether the byte is a command  $(SD/\overline{C}=0)$  or RAM data  $(SD/\overline{C}=1)$ ;it is read on the eighth SCLK clock pulse during every byte transfer.

If  $\overline{SCE}$  stays low after the last bit of a command/data byte, the serial interface expects the MSB of the next byte at the next SCLK positive edge.

A reset pulse on  $\overline{RES}$  pin interrupts the transmission. No data is written into the data RAM and all the internal registers are cleared.

If  $\overline{\text{SCE}}$  is low after the positive edge of  $\overline{\text{RES}}$ , the serial interface is ready to receive data.

Throughout SOUT can be read only the driver  $I^2C$  slave address. The Command sequence that allows to read  $I^2C$  slave address is reported in Fig. 34 & 35. SOUT is in High impedance in steady state and during data write. It is possible to short circuit DOUT and SDIN and read I2C address without any additional lines.

Figure 32. Serial bus protocol - one byte transmission




Figure 33. Serial bus protocol - several byte transmission





Figure 34. Serial bus protocol - several byte transmission





#### 7.3 Parallel Interface

The STE2002S parallel Interface is a bidirectional link between the display driver and the application supervisor. It consists of eleven lines: eight data lines (from DB7 to DB0) and three control lines. The control lines are: enable (E) for data latch,  $PD/\overline{C}$  for mode selection and  $R/\overline{W}$  for reading or writing.

The data lines and the control line values are internally latched on E rising edge (fig. 50).

When the parallel interface is selected, if R/W line is set to "one", D0-D7 lines are configured as output drivers (low impedence) and it is possible to read the driver I<sup>2</sup>C address (Fig. 51)

Table 7. STE2001-like instruction Set

Instruction	D/C	R/W									Description
			В7	В6	B5	B4	В3	B2	B1	В0	
H=0 or H=1											
	0	0	0	0	0	0	0	0	0	0	Read I <sup>2</sup> C Address (with Serial Interface only)
Function Set	0	0	0	0	1	MX	MY	PD	V	H[0]	Power Down Management; Entry Mode;
Read Status Byte	0	1	PD	A1	A2	D	Е	MX	MY	DO	(I <sup>2</sup> C interface only)
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Writes data to RAM
H=0	•		1	1		1		1	1		
Memory Blank	0	0	0	0	0	0	0	0	0	1	Starts Memory Blank Procedure
Scroll	0	0	0	0	0	0	0	0	1	DIR	Scrolls by one Row UP or DOWN
V <sub>LCD</sub> Range Setting	0	0	0	0	0	0	0	1	0	PRS [0]	V <sub>LDC</sub> programming range selection
Display Control	0	0	0	0	0	0	1	D	0	Е	Select Display Configuration
Set CP Factor	0	0	0	0	0	1	0	S2	S1	S0	Charge Pump Multiplication factor
Set RAM Y	0	0	0	1	0	0	Y3	Y2	Y1	Y0	Set Horizontal (Y) RAM Address
Set RAM X	0	0	1	X6	X5	X4	Х3	X2	X1	X0	Set Vertical (X) RAM Address
H=1	•	•									
Checker Board	0	0	0	0	0	0	0	0	0	1	Starts Checker Board Procedure
Multiplex Select	0	0	0	0	0	0	0	0	1	MUX	Selects MUX factor
TC Select	0	0	0	0	0	0	0	1	TC1	TC0	Set Temperature Coefficient for V <sub>LDC</sub>
Output Address	0	0	0	0	0	0	1	DO	A1	A2	No function
Bias Ratios	0	0	0	0	0	1	0	BS2	BS1	BS0	Set desired Bias Ratios
Reserved	0	0	0	1	Х	Х	Х	Х	Х	Х	Not to be used
Set V <sub>OP</sub>	0	0	1	OP6	OP5	OP4	OP3	OP2	OP1	OP0	V <sub>OP</sub> register Write instruction

**Table 8. Extended Instruction Set** 

Instruction	D/C	R/W									Description
			B7	B6	B5	B4	В3	B2	B1	В0	
H Independent Instructions											
NOP	0	0	0	0	0	0	0	0	0	0	Read I <sup>2</sup> C Address (with Serial Interface only)
Function Set	0	0	0	0	1	MX	MY	PD	H[1]	H[0]	Power Down Management; Entry Mode; Extended Instruction Set
Read Status Byte	0	1	PD	0	0	D	Е	MX	MY	DO	(I <sup>2</sup> C interface only)
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Writes data to RAM
					H=[0;0	] RAN	I Com	mand	s		
Memory Blank	0	0	0	0	0	0	0	0	0	1	Starts Memory Blank Procedure
Scroll	0	0	0	0	0	0	0	0	1	DIR	Scrolls by one Row UP or DOWN
V <sub>LCD</sub> Range Setting	0	0	0	0	0	0	0	1	PRS [1]	PRS [0]	V <sub>LDC</sub> programming range selection
Display Control	0	0	0	0	0	0	1	D	0	Ш	Select Display Configuration
Set CP Factor	0	0	0	0	0	1	0	S2	S1	S0	Charge Pump Multiplication factor
Set RAM Y	0	0	0	1	0	0	Y3	Y2	Y1	Y0	Set Horizontal (Y) RAM Address
Set RAM X	0	0	1	X6	X5	X4	Х3	X2	X1	X0	Set Vertical (X) RAM Address
						H=	[0;1]		•		
Checker Board	0	0	0	0	0	0	0	0	0	1	Starts Checker Board Procedure
	0	0	0	0	0	0	0	0	1	V	Vertical Addressing Mode
TC Select	0	0	0	0	0	0	0	1	TC1	TC0	Set Temperature Coefficient for V <sub>LDC</sub>
Data Format	0	0	0	0	0	0	1	DO	0	0	MSB Position
Bias Ratios	0	0	0	0	0	1	0	BS2	BS1	BS0	Set desired Bias Ratios
	0	0	0	1	Χ	Χ	Χ	Χ	Х	Χ	Reserved
Set V <sub>OP</sub>	0	0	1	OP6	OP5	OP4	OP3	OP2	OP1	OP0	V <sub>OP</sub> register Write instruction
		1		ı		H=	[1;0]		ı		
Soft Reset	0	0	0	0	0	0	0	0	0	1	Software RESET
Partial Enable	0	0	0	0	0	0	0	0	1	PE	Partial Enable
Frame Rate	0	0	0	0	0	0	0	1	FR1	FR0	Frame rate Control
Multiple Select	0	0	0	0	0	0	1	0	M[1]	M[0]	Mux Ratio
Partial Mode	0	0	0	0	0	1	0	PD2	PD1	PD0	Partial Display Config
1st Sector Start	0	0	0	1	PDY 5	PDY 4	PDY 3	PDY 2	PDY 1	PDY 0	1 <sup>st</sup> Sector Start Address
2nd Sector Start	0	0	1	PDY 6	PDY 5	PDY 4	PDY 3	PDY 2	PDY 1	PD Y0	2 <sup>nd</sup> Sector Start Address
						H=	[1;1]				
Pointer Reset	0	0	0	0	0	0	0	0	0	1	Scrolling Pointer Reset
	0	0	0	0	0	0	0	0	1	Χ	Not Used
	0	0	0	0	0	0	0	1	Х	Х	Not Used
TC Select	0	0	0	0	0	0	1	T2	T1	T0	Set Temperature Coefficient for V <sub>LDC</sub>
	0	0	0	0	0	1	Х	Х	Х	Х	Not Used
Y - Carriage	0	0	0	1	0	0	YC-3	YC-2	YC-1	YC-0	Y-CARRIAGE RETURN
X - Carriage	0	0	1	XC-6	XC-5	XC-4	XC-3	XC-2	XC-1	XC-0	X CARRIAGE RETURN

Table 9. Explanations of Table 2 symbols

BIT	0	1	RESET STATE
DIR	Scroll by one down	Scroll by one up	
PD	Device fully working	Device in power down	1
V	Horizontal addressing	Vertical addressing	0
MX	Normal X axis addressing	X axis address is mirrored.	0
MY	Image is displayed not vertically mirrored	Image is displayed vertically mirrored	0
DO	MSB on TOP	MSB on BOTTOM	0
PE	Partial Display disabled	Partial Display enabled	0
H[0]	Select page 0	Select page 1	0
MUX	MUX 65	MUX 33	0

# **Table 10. PAGE NUMBER**

H[1]	H[0]	DESCRIPTION	RESET STATE
0	0	Page 0	
0	1	Page 1	Page 0
1	0	Page 2	
1	1	Page 3	

# **Table 11. DISPLAY MODE**

D	E	DESCRIPTION	RESET STATE
0	0	display blank	
0	1	all display segments on	D=0
1	0	normal mode	E=0
1	1	inverse video mode	

# **Table 12. FRAME RATE CONTROL**

FR[1]	FR[0]	DESCRIPTION	RESET STATE
0	0	65Hz	
0	1	70Hz	75Hz
1	0	75Hz	
1	1	80Hz	

# **Table 13. VLCD RANGE SELECTION**

PRS[1]	PRS[0]	DESCRIPTION	RESET STATE
0	0	2.94	
0	1	6.78	
1	0	10.62	
1	1	Not Used	

47/

# **Table 14. MULTIPLEXING RATIO**

M[1]	M[0]	DESCRIPTION	RESET STATE
0	0	49	
0	1	65	01
1	0	81	
1	1	Not Used	

# **Table 15. TEMPERATURE COEFFICIENT**

T2	T1	T0	DESCRIPTION	RESET STATE
0	0	0	VLCD temperature Coefficient 0	
0	0	1	VLCD temperature Coefficient 1	
0	1	0	VLCD temperature Coefficient 2	
0	1	1	VLCD temperature Coefficient 3	000
1	0	0	VLCD temperature Coefficient 4	
1	0	1	VLCD temperature Coefficient 5	
1	1	0	VLCD temperature Coefficient 6	
1	1	1	VLCD temperature Coefficient 7	

# Table 16.

TC1	TC0	DESCRIPTION	RESET STATE
0	0	VLCD temperature Coefficient 0	
0	1	VLCD temperature Coefficient 2	00
1	0	VLCD temperature Coefficient 3	
1	1	VLCD temperature Coefficient 6	

# **Table 17. CHARGE PUMP MULTIPLICATION FACTOR**

CP2	CP1	CP0	DESCRIPTION	RESET STATE
0	0	0	Multiplication Factor X2	
0	0	1	Multiplication Factor X3	
0	1	0	Multiplication Factor X4	
0	1	1	Multiplication Factor X5	000
1	0	0	Multiplication Factor X6	
1	0	1	NOT USED	
1	1	0	NOT USED	
1	1	1	AUTOMATIC	

# **Table 18. BIAS RATIO**

BS2	BS1	BS0	DESCRIPTION	RESET STATE
0	0	0	Bias Ratio equal to 7	
0	0	1	Bias Ratio equal to 6	
0	1	0	Bias Ratio equal to 5	
0	1	1	Bias Ratio equal to 4	000
1	0	0	Bias Ratio equal to 3	
1	0	1	Bias Ratio equal to 2	
1	1	0	Bias Ratio equal to 1	
1	1	1	Bias Ratio equal to 0	

**Table 19. Y CARRIAGE RETURN REGISTER** 

Y-C[3]	Y-C[2]	Y-C[1]	Y-C[0]	DESCRIPTION	RESET STATE
0	0	0	0		
0	0	0	1	Y-CARRIAGE =1	
0	0	1	0	Y-CARRIAGE =2	
0	0	1	1	Y-CARRIAGE =3	1000
0	1	0	0	Y-CARRIAGE =4	
0	1	0	1	Y-CARRIAGE =5	
1	0	1	0	Y-CARRIAGE =10	

**Table 20. PARTIAL DISPLAY CONFIGURATION** 

PD2	PD1	PD0	SECTION 1	SECTION2 (*)	RESET STATE
0	0	0	0	8 + Icon Row	
0	0	1	8	0 + Icon Row	
0	1	0	8	8 + Icon Row	
0	1	1	0	16 + Icon Row	000
1	0	0	16	0 + Icon Row	
1	0	1	8	16 + Icon Row	
1	1	0	16	8 + Icon Row	
1	1	1	16	16 + Icon Row	

<sup>(\*)</sup> section2=y if Icon=0; section2=y+Icon if Icon=1

Figure 36. Host Processor Interconnection with  ${\rm I}^2{\rm C}$  Interface




Figure 37. Host Processor Interconnection with Serial Interface




Figure 38. Host Processor Interconnection with Parallel Interface




Figure 39. Application Schematic Using an External LCD Voltage Generator




Figure 40. Application Schematic using the Internal LCD Voltage Generator and two separate supplies




Figure 41. Application Schematic using the Internal LCD Voltage Generator and a single supply




Figure 42. Power-Up sequence




Figure 43. Power-OFF Sequence




Figure 44. Initialization with built-in Booster





Figure 45. Dual Partial Display Enabling Instruction Flow







Figure 46. Dual Partial Display Mode configuration or Duty Change

Figure 47. DATA RAM to display Mapping



**Table 21. Test Pin Configuration** 

Pad_name	Pin_configuration
TEST_1	OPEN
TEST_2	OPEN
TEST_3	OPEN
TEST_4	VSS/VSSAUX
TEST_5	VSS/VSSAUX
TEST_6	VSS/VSSAUX
TEST_7	VSS/VSSAUX
TEST_8	VSS/VSSAUX
TEST_9	VSS/VSSAUX
TEST_10	VSS/VSSAUX
TEST_11	VSS/VSSAUX
TEST_12	VSS/VSSAUX

#### **8 ELECTRICAL SPECIFICATIONS**

**Table 22. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
V <sub>DD1</sub>	Supply Voltage Range	- 0.5 to + 5	V
V <sub>DD2</sub>	Supply Voltage Range	- 0.5 to + 7	V
V <sub>LCD</sub>	LCD Supply Voltage Range	- 0.5 to + 15	V
I <sub>SS</sub>	Supply Current	- 50 to +50	mA
Vi	Input Voltage (all input pads)	-0.5 to V <sub>DD2</sub> + 0.5	V
l <sub>in</sub>	DC Input Current	- 10 to + 10	mA
I <sub>out</sub>	DC Output Current	- 10 to + 10	mA
P <sub>tot</sub>	Total Power Dissipation (T <sub>j</sub> = 85°C)	300	mW
Po	Power Dissipation per Output	30	mW
Tj	Operating Junction Temperature	-40 to + 85	°C
T <sub>stg</sub>	Storage Temperature	- 65 to 150	°C

Table 23. Electrical Characteristics - DC OPERATION

 $(V_{DD1} = 1.7 \text{ to } 3.6 \text{ V}; V_{DD2} = 2.4 \text{ to } 4.2 \text{V}; V_{ss1,2} = 0 \text{V}; V_{LCD} = 4.5 \text{ to } 13 \text{ V}; T_{amb} = -40 \text{ to } 85^{\circ}\text{C}; unless otherwise specified})$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Supply Vo	Itages	•				
$V_{DD1}$	Supply Voltage	note 9	1.7		3.6	V
$V_{DD2}$	Supply Voltage	LCD Voltage Internally generated	2.4		4.2	V
V <sub>LCDIN</sub>	LCD Supply Voltage	LCD Voltage Supplied externally	4.5		13	V
V <sub>LCDOUT</sub>	LCD Supply Voltage	Internally generated; note 1	4.5		13	V
I(V <sub>DD1</sub> )	Supply Current	$V_{DD1} = 2.8V; V_{LCD} = 10V;$ $f_{sclk} = 0; T_{amb} = 25^{\circ}C; note 3.$	15	20	40	μΑ
		$V_{DD1}$ = 2.8V; $V_{LCD}$ = 10V; $f_{sclk}$ = 1Mhz; $T_{amb}$ = 25°C; note 3, 8. OSC_IN=GND; parallel port		120	200	μΑ
I(V <sub>DD2</sub> )	Voltage Generator Supply Current	with $V_{OP} = 0$ and PRS = [0:0] with external $V_{LCD}$			1	μΑ
		V <sub>DD2</sub> = 2.8V;V <sub>LCD</sub> =10V; f <sub>sclk</sub> = 0; T <sub>amb</sub> = 25°C; no display load; 5x charge pump; note 2,3,6,	10		40	μΑ
I(V <sub>DD1,2</sub> )	Total Supply Current	$V_{DD1}$ , $V_{DD2}$ = 2.8V; $V_{LCD}$ = 10V; 5x charge pump; $f_{sclk}$ = 0; $T_{amb}$ = 25°C; no display load; note 2,3,6	25		80	μΑ
		Power down Mode with internal or External VLCD. Note 4		3	10	μΑ
I(V <sub>LDCIN</sub> )	External LCD Supply Voltage Current	$V_{DD}$ =2.8V; $V_{LCD}$ =10V;no display load; $f_{sclk}$ = 0; $T_{amb}$ = 25°C; note 3.	5	10	15	μΑ
Logic Out	puts					
V <sub>0H</sub>	High logic Level Output Voltage	IOH=-500μA	0.8V <sub>DD1</sub>		V <sub>DD1</sub>	V
V <sub>OL</sub>	Low logic Level Output Voltage	IOL=500μA	V <sub>SS</sub>		0.2V <sub>DD1</sub>	V

Table 23. Electrical Characteristics - DC OPERATION (continued)

(V<sub>DD1</sub> = 1.7 to 3.6 V; V<sub>DD2</sub> = 2.4 to 4.2V; V<sub>ss1,2</sub> = 0V; V<sub>LCD</sub> = 4.5 to 13 V; T<sub>amb</sub> =-40 to 85°C; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Logic Inpu	uts			l .		
$V_{IL}$	Logic LOW voltage level		$V_{SS}$		0.3V <sub>DD1</sub>	V
V <sub>IH</sub>	Logic HIGH Voltage Level		0.7V <sub>DD1</sub>		$V_{DD2}$	٧
l <sub>in</sub>	Input Current	V <sub>in</sub> = V <sub>SS1</sub> or V <sub>DD1</sub>	-1		1	μΑ
Logic Inpu	uts/Outputs		•	•		
V <sub>IL</sub>	Logic LOW voltage level		V <sub>SS</sub>		0.3V <sub>DD1</sub>	V
V <sub>IH</sub>	Logic HIGH Voltage Level		0.7V <sub>DD1</sub>		V <sub>DD1</sub> +0.5V	V
Column a	nd Row Driver					
R <sub>row</sub>	ROW Output Resistance	V <sub>LCD</sub> = 10V;		3K	5K	kohm
R <sub>col</sub>	Column Output resistance	V <sub>LCD</sub> = 10V;		5K	10K	kohm
V <sub>col</sub>	Column Bias voltage accuracy	No load	-50		+50	mV
$V_{row}$	Row Bias voltage accuracy		-50		+50	mV
LCD Supp	ly Voltage		•	•		
V <sub>LCD</sub>	LCD Supply Voltage accuracy; Internally generated	$\begin{split} V_{DD} = 2.8V; \ V_{LCD} = 10V; \ \text{fsclk=0}; \\ T_{amb} = 25^{\circ}\text{C}; \\ \text{no display load; note 2, 3, 6 \& 7;} \\ VOP = 61\text{h, PRS} = 2\text{hex} \end{split}$	-2.2		2.2	%
TC0	Temperature coefficient			-0.0·10 <sup>-3</sup>		1/°C
TC1				-0.35·10 <sup>-3</sup>		1/°C
TC2				-0.7·10 <sup>-3</sup>		1/°C
TC3				-1.05·10 <sup>-3</sup>		1/°C
TC4				-1.4 ·10 <sup>-3</sup>		1/°C
TC5				-1.75·10 <sup>-3</sup>		1/°C
TC6				-2.1·10 <sup>-3</sup>		1/°C
TC7				-2.3·10 <sup>-3</sup>		1/°C

Notes: 1. The maximum possible V<sub>LCD</sub> voltage that can be generated is dependent on voltage, temperature and (display) load.

- 2. Internal clock


- Internal clock
   When f<sub>sclk</sub> = 0 there is no interface clock.
   Power-down mode. During power-down all static currents are switched-off.
   f external V<sub>LCD</sub>, the display load current is not transmitted to I<sub>DD</sub>
   Tolerance depends on the temperature; (typically zero at T<sub>amb</sub> = 27°C), maximum tolerance values are measured at the temperature range limit ature range limit.
- 7. For TC0 to TC7
- 8. Data Byte Writing Mode
- $9.V_{DD1} \le V_{DD2}$

**Table 24. Electrical Characteristics - AC OPERATION** 

 $(V_{DD1} = 1.7 \text{ to } 3.6V; V_{DD2} = 2.4 \text{ to } 4.2V; V_{ss1,2} = 0V; V_{LCD} = 4.5 \text{ to } 13V; T_{amb} = -40 \text{ to } 85^{\circ}C; unless otherwise specified})$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
INTERNAL	OSCILLATOR					
Fosc	Internal Oscillator frequency	V <sub>DD</sub> = 2.8V; Tamb = -20 to +70 °C	61	72	83	kHz
F <sub>EXT</sub>	External Oscillator frequency		20		100	kHz
F <sub>FRAME</sub>	Frame frequency	fosc or fext = 72 kHz; note 1		75		Hz
T <sub>w(RES)</sub>	RES LOW pulse width		5			μs
	Reset Pulse Rejection				1	μs
T <sub>LOGIC</sub> (RES)	Internal Logic Reset Time				5	μs
T <sub>VDD</sub>	V <sub>DD1</sub> vs. V <sub>DD2</sub> Delay		0			μs

Table 25. RESET timing diagram




47/ 41/54

Electrical Characteristics - AC OPERATION (continued)  $(V_{DD1} = 1.7 \text{ to } 3.6V; V_{DD2} = 2.4 \text{ to } 4.2V; V_{ss1,2} = 0V; V_{LCD} = 4.5 \text{ to } 13V; T_{amb} = -40 \text{ to } 85^{\circ}C; \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I <sup>2</sup> C BUS II	NTERFACE (See note 4)	,	•	•	•	
F <sub>SCL</sub>	SCL Clock Frequency	Fast Mode	DC		400	kHz
		High Speed Mode; Cb=100pF (max);VDD1=2	DC		3.4	MHz
		High Speed Mode; Cb=400pF (max); VDD1=2	DC		1.7	MHz
		Fast Mode; VDD1=1.7V			400	KHz
T <sub>SU;STA</sub>	Set-up time (repeated) START condition	Note 2, 3, Cb=100pF	160			ns
T <sub>HD;STA</sub>	Hold time (repeated) START condition	Note 2, 3, Cb=100pF	160			ns
T <sub>LOW</sub>	LOW period of the SCLH clock	Note 2, 3, Cb=100pF	160			ns
T <sub>HIGH</sub>	HIGH period of the SCLH clock	Note 2, 3, Cb=100pF	60			ns
T <sub>SU;DAT</sub>	Data set-up time	Note 2, 3, Cb=100pF	10			ns
T <sub>HD;DAT</sub>	Data hold time	Note 2, 3; Cb=100pF	40			ns
T <sub>r;CL</sub>	Rise time of SCLH signal	Note 2, 3; Cb=100pF	10			ns
T <sub>rCL1</sub>	Rise time of SCLH signal after a repeated START condition and after an acknowledge bit	Note 2, 3, Cb=100pF	10			ns
T <sub>fCL</sub>	Fall time of SCLH signal	Note 2, 3, Cb=100pF	10			ns
T <sub>rDA</sub>	Rise time of SDAH signal	Note 2, 3, 4, Cb=100pF	10			ns
T <sub>fDA</sub>	Fall time of SDAH signal	Note 2, 3, 4, Cb=100pF	10		80	ns
$T_{rDA}$	Rise time of SDAH signal	Note 2, 3, 4, Cb=400pF	20			ns
T <sub>fDA</sub>	Fall time of SDAH signal	Note 2, 3, 4, Cb=400pF	20		160	ns
T <sub>SU;STO</sub>	Set-up time for STOP condition	Note 2, 3, Cb=100pF	160			ns
C <sub>b</sub>	Capacitive load for SDAH and SCLH		100		400	pF
C <sub>b</sub>	Capacitive load for SDAH + SDA line and SCLH + SCL line				400	pF

# Figure 48. I<sup>2</sup>C-bus timings



47/ 42/54

#### **Electrical Characteristics - AC OPERATION** (continued)

 $(V_{DD1} = 1.7 \text{ to } 3.6V; V_{DD2} = 2.4 \text{ to } 4.2V; V_{ss1,2} = 0V; V_{LCD} = 4.5 \text{ to } 13V; T_{amb} = -40 \text{ to } 85^{\circ}C; \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
PARALLE	PARALLEL INTERFACE					
T <sub>CY(EN)</sub>	Enable Cycle Time	V <sub>DD1</sub> = 1.7V; Write; note 2, 6	150			ns
T <sub>W(EN)</sub>	Enable Pulse width		60			ns
T <sub>SU(A)</sub>	Address Set-up Time		30			ns
T <sub>H(A)</sub>	Address Hold Time		40			ns
T <sub>SU(D)</sub>	Data Set-Up Time		30			ns
T <sub>H(D)</sub>	Data Hold Time		30			ns
T <sub>SU(D)</sub>	Data Set-Up Time in read Mode				100	ns
T <sub>HU(D)</sub>	Data Hold Time In Read mode		100			ns

Figure 49. Parallel interface Write timing





Figure 50. Parallel interface Read timing




#### **Electrical Characteristics AC OPERATION** (continued)

 $(V_{DD1} = 1.7 \text{ to } 3.6V; V_{DD2} = 2.4 \text{ to } 4.2V; V_{SS1,2} = 0V; V_{LCD} = 4.5 \text{ to } 13V; T_{amb} = -40 \text{ to } 85^{\circ}C; \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SERIAL IN	TERFACE		•			
T <sub>CYC</sub>	Clock Cycle SCLK	V <sub>DD1</sub> = 1.7V; Write; note 2, 6	150			ns
T <sub>PWH1</sub>	SCLK pulse width HIGH		60			ns
T <sub>PWL1</sub>	SCLK Pulse width LOW		60			ns
T <sub>S2</sub>	SCE setup time		30			ns
T <sub>H2</sub>	SCE hold time		50			ns
T <sub>PWH2</sub>	SCE minimum high time		50			ns
T <sub>S3</sub>	SD/C setup time		30			ns
T <sub>H3</sub>	SD/C hold time		40			ns
T <sub>S4</sub>	SDIN setup time		30			ns
T <sub>H4</sub>	SDIN hold time		40			ns
T <sub>S5</sub>	SOUT Access Time				100	ns
T <sub>H5</sub>	SOUT Disable Time vs. SCLK				100	ns
T <sub>H6</sub>	SOUT Disable Time vs. SCE				100	ns

Figure 51. Serial interface Timing



Notes: 1. 
$$F_{frame} = \frac{f_{osc}}{960}$$

- $2. \ \ \text{All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to } V_{IL} \ \text{and } V_{IH} \ \text{with} \\$ an input voltage swing of  $V_{SS}$  to  $V_{DD}$
- 3. Cb is the capacitive load for each bus line.
- 4. For bus line loads Cb between 100 and 400pF the timing parameters must be linearly interpolated
- 5. C<sub>VLCD</sub> is the filtering Capacitor on VLCDOUT
  6. T<sub>rise</sub> and T<sub>fall</sub> (30%-70%) = 10 ns

# All numbers given inside the table below are after Shrink. Shrink factor= 0.9.

**Table 26. Pad Coordinates** 

N°	NAME	PAD PLA	CEMENT
IN	NAME	X (hor)	Y (ver)
		X (hor)	Y (ver)
1	C127	2965.95	-590.85
2	C126	2920.95	-590.85
3	C125	2875.95	-590.85
4	C124	2830.95	-590.85
5	C123	2785.95	-590.85
6	C122	2740.95	-590.85
7	C121	2695.95	-590.85
8	C120	2650.95	-590.85
9	C119	2605.95	-590.85
10	C118	2560.95	-590.85
11	C117	2515.95	-590.85
12	C116	2470.95	-590.85
13	C115	2425.95	-590.85
14	C114	2380.95	-590.85
15	C113	2335.95	-590.85
16	C112	2290.95	-590.85
17	C111	2245.95	-590.85
18	C110	2200.95	-590.85
19	C109	2155.95	-590.85
20	C108	2110.95	-590.85
21	C107	2065.95	-590.85
22	C106	2020.95	-590.85
23	C105	1975.95	-590.85
24	C104	1930.95	-590.85
25	C103	1885.95	-590.85

Table 26. Pad Coordinates (continued)

N°	NAME	PAD PLA	CEMENT
IN.	NAME	X (hor)	Y (ver)
26	C102	1840.95	-590.85
27	C101	1795.95	-590.85
28	C100	1750.95	-590.85
29	C99	1705.95	-590.85
30	C98	1660.95	-590.85
31	C97	1615.95	-590.85
32	C96	1570.95	-590.85
33	C95	1525.95	-590.85
34	C94	1480.95	-590.85
35	C93	1435.95	-590.85
36	C92	1390.95	-590.85
37	C91	1345.95	-590.85
38	C90	1300.95	-590.85
39	C89	1255.95	-590.85
40	C88	1210.95	-590.85
41	C87	1165.95	-590.85
42	C86	1120.95	-590.85
43	C85	1075.95	-590.85
44	C84	1030.95	-590.85
45	C83	985.95	-590.85
46	C82	940.95	-590.85
47	C81	895.95	-590.85
48	C80	850.95	-590.85
49	C79	805.95	-590.85
50	C78	760.95	-590.85
51	C77	715.95	-590.85
52	C76	670.95	-590.85
53	C75	625.95	-590.85

Table 26. Pad Coordinates (continued)

PAD PLACEMENT Ν° NAME X (hor) Y (ver) C74 580.95 -590.85 55 C73 535.95 -590.85 56 C72 490.95 -590.85 57 C71 445.95 -590.85 58 C70 400.95 -590.85 59 C69 355.95 -590.85 60 C68 310.95 -590.85 61 265.95 C67 -590.85 62 C66 220.95 -590.85 63 C65 175.95 -590.85 C64 130.95 64 -590.85 65 C63 -130.95 -590.85 C62 66 -175.95 -590.85 67 C61 -220.95 -590.85 68 C60 -265.95 -590.85 69 C59 -310.95 -590.85 70 C58 -355.95 -590.85 71 C57 -400.95 -590.85 72 C56 -445.95 -590.85 73 C55 -490.95 -590.85

Table 26. Pad Coordinates (continued)

Table	26. Pad Coordinate	- (COITHING	<del>c</del> u)
N°	NAME	PAD PLA	CEMENT
		X (hor)	Y (ver)
82	C46	-895.95	-590.85
83	C45	-940.95	-590.85
84	C44	-985.95	-590.85
85	C43	-1030.95	-590.85
86	C42	-1075.95	-590.85
87	C41	-1120.95	-590.85
88	C40	-1165.95	-590.85
89	C39	-1210.95	-590.85
90	C38	-1255.95	-590.85
91	C37	-1300.95	-590.85
92	C36	-1345.95	-590.85
93	C35	-1390.95	-590.85
94	C34	-1435.95	-590.85
95	C33	-1480.95	-590.85
96	C32	-1525.95	-590.85
97	C31	-1570.95	-590.85
98	C30	-1615.95	-590.85
99	C29	-1660.95	-590.85
100	C28	-1705.95	-590.85
101	C27	-1750.95	-590.85
102	C26	-1795.95	-590.85
103	C25	-1840.95	-590.85
104	C24	-1885.95	-590.85
105	C23	-1930.95	-590.85
106	C22	-1975.95	-590.85
107	C21	-2020.95	-590.85
108	C20	-2065.95	-590.85
109	C19	-2110.95	-590.85

74

75

76

77

78

79

80

81

C54

C53

C52

C51

C50

C49

C48

C47

-535.95

-580.95

-625.95

-670.95

-715.95

-760.95

-805.95

-850.95

-590.85

-590.85

-590.85

-590.85

-590.85

-590.85

-590.85

-590.85

Table 26. Pad Coordinates (continued)

PAD PLACEMENT Ν° NAME X (hor) Y (ver) C18 110 -2155.95 -590.85 111 C17 -2200.95 -590.85 112 C16 -2245.95 -590.85 113 C15 -2290.95 -590.85 C14 114 -2335.95 -590.85 115 C13 -2380.95 -590.85 C12 116 -2425.95 -590.85 117 C11 -2470.95 -590.85 118 C10 -2515.95 -590.85 119 C9 -2560.95 -590.85 120 C8 -2605.95 -590.85 121 C7 -2650.95 -590.85 122 C6 -2695.95 -590.85 123 C5 -2740.95 -590.85 124 C4 -2785.95 -590.85 125 C3 -2830.95 -590.85 126 C2 -2875.95 -590.85 127 C1 -2920.95 -590.85 128 C0 -2965.95 -590.85 129 ICON -3133.35 -517.5 130 R0 -3133.35 -472.5 131 R1 -3133.35 -427.5 132 R2 -3133.35 -382.5 133 R3 -3133.35 -337.5 134 R4 -3133.35 -292.5 135 R5 -3133.35 -247.5 136 R6 -3133.35 -202.5 137 R7 -3133.35 -157.5

Table 26. Pad Coordinates (continued)

N°	NAME	PAD PLA	CEMENT
N	NAME	X (hor)	Y (ver)
138	R8	-3133.35	-112.5
139	R9	-3133.35	-67.5
140	R10	-3133.35	-22.5
141	R11	-3133.35	22.5
142	R12	-3133.35	67.5
143	R13	-3133.35	112.5
144	R14	-3133.35	157.5
145	R15	-3133.35	202.5
146	R16	-3133.35	247.5
147	R17	-3133.35	292.5
148	R18	-3133.35	337.5
149	R19	-3133.35	382.5
150	R20	-3133.35	427.5
151	R21	-3133.35	472.5
152	R22	-3133.35	517.5
153	R23	-2965.95	590.85
154	R24	-2920.95	590.85
155	R25	-2875.95	590.85
156	R26	-2830.95	590.85
157	R27	-2785.95	590.85
158	R28	-2740.95	590.85
159	R29	-2695.95	590.85
160	R30	-2650.95	590.85
161	R31	-2605.95	590.85
162	R32	-2560.95	590.85
163	R33	-2515.95	590.85
164	R34	-2470.95	590.85
165	R35	-2425.95	590.85

Table 26. Pad Coordinates (continued)

PAD PLACEMENT Ν° NAME X (hor) Y (ver) 166 R36 -2380.95 590.85 167 R37 -2335.95 590.85 168 R38 -2290.95 590.85 169 R39 -2245.95 590.85 170 VLCDOUT -2200.95 590.85 171 VLCDOUT\_1 -2155.95 590.85 172 VLCDOUT\_2 -2110.95 590.85 173 VLCDOUT\_3 -2065.95 590.85 174 VLCDOUT\_4 -2020.95 590.85 175 **VLCDSENSE** -1975.95 590.85 176 **VLCDIN** -1930.95 590.85 177 VLCDIN\_1 -1885.95 590.85 178 VLCDIN\_2 -1840.95 590.85 179 VLCDIN\_3 -1795.95 590.85 180 VLCDIN\_4 -1750.95 590.85 181 OSC\_OUT -1630.22 590.85 182 TEST\_12 -1415.57 590.85 183 TEST\_11 -1370.57 590.85 184 TEST\_10 -1325.57 590.85 185 TEST\_9 -1280.57 590.85 186 Vss -1235.57 590.85 187 Vss\_1 -1190.57 590.85 188 Vss\_2 -1145.57 590.85 189 Vss\_3 -1100.57 590.85 190 Vss\_4 -1055.57 590.85 191 Vss\_5 -1010.57 590.85 192 Vss\_6 -965.565 590.85 193 -920.565 590.85 Vss\_7

Table 26. Pad Coordinates (continued)

	NAME	PAD PLACEMENT	
N°	NAME	X (hor)	Y (ver)
194	Vss_8	-875.565	590.85
195	Vss_9	-830.565	590.85
196	SCL	-785.565	590.85
197	SDA_IN	-740.565	590.85
198	SDA_OUT	-695.565	590.85
199	SDA_OUT_1	-650.565	590.85
200	VSSAUX	-605.565	590.85
201	N_RES	-444.645	590.85
202	02 PCLK -290.565		590.85
203	3 PDC -245.565		590.85
204	4 PD0 -200.565		590.85
205	PD1	-155.565	590.85
206	PD2	-110.565	590.85
207	PD3	-65.565	590.85
208	PD4	-20.565	590.85
209	PD5	24.435	590.85
210	PD6	69.435	590.85
211	PD7	114.435	590.85
212	R_W	159.435	590.85
213	VSSAUX_1	204.435	590.85
214	SCLK 249.435 590.		590.85
215	N_SCE 294.435 5		590.85
216	SDC	339.435	590.85
217	SDIN	384.435	590.85
218	SDOUT	429.435	590.85
219	N_BSY_FLG	474.435	590.85
220	VDD2	519.435	590.85
221	VDD2_1	564.435	590.85

Table 26. Pad Coordinates (continued)

PAD PLACEMENT NAME Ν° X (hor) Y (ver) 222 VDD2\_2 609.435 590.85 223 VDD2\_3 654.435 590.85 224 VDD2\_4 699.435 590.85 225 VDD2\_5 744.435 590.85 226 VDD 789.435 590.85 227 VDD\_1 834.435 590.85 228 VDD\_2 879.435 590.85 229 VDD\_3 924.435 590.85 230 VDD\_4 969.435 590.85 231 VDD\_5 1014.44 590.85 232 OSC\_IN 1059.44 590.85 233 ICON\_MODE 1104.44 590.85 234 SEL1 1149.44 590.85 235 SEL2 1194.44 590.85 236 EXT\_SET 1239.44 590.85 237 SA0 1284.44 590.85 238 SA1 1329.44 590.85 239 VSSAUX\_2 1374.44 590.85 240 TEST\_8 1587.38 590.85 241 TEST\_7 1632.38 590.85 242 TEST\_6 1677.38 590.85 243 TEST\_5 1722.38 590.85 244 TEST\_4 1767.38 590.85 245 TEST\_3 1812.38 590.85 246 TEST\_2 1857.38 590.85 247 TEST\_1I 1902.38 590.85 248 R80 2245.95 590.85

Table 26. Pad Coordinates (continued)

N°	NAME	PAD PLACEMENT	
N.	NAME	X (hor)	Y (ver)
250	R78	2335.95	590.85
251	R77	2380.95	590.85
252	R76	2425.95	590.85
253	R75	2470.95	590.85
254	R74	2515.95	590.85
255	R73	2560.95	590.85
256	R72	2605.95	590.85
257	R71	2650.95	590.85
258	R70	2695.95	590.85
259	R69	2740.95 590.	
260	R68	2785.95	590.85
261	R67	2830.95	590.85
262	R66	2875.95	590.85
263	R65	2920.95	590.85
264	R64	2965.95	590.85
265	R63	3133.35	517.50
266	R62	3133.35	472.50
267	R61	3133.35	427.50
268	R60	3133.35	382.50
269	R59	3133.35	337.50
270	R58	3133.35	292.50
271	R57	3133.35 247.5	
272	R56	3133.35	202.50
273	R55	3133.35	157.50
274	R54	3133.35	112.50
275	R53	3133.35	67.50
276	R52	3133.35	22.50
277	R51	3133.35	-22.50

590.85

249

R79

2290.95

Table 26. Pad Coordinates (continued)

N°	NAME	PAD PLACEMENT	
		X (hor)	Y (ver)
278	R50	3133.35	-67.50
279	R49	3133.35	-112.50
280	R48	3133.35	-157.50
281	R47	3133.35	-202.50
282	R46	3133.35	-247.50
283	R45	3133.35	-292.50
284	R44	3133.35	-337.50
285	R43	3133.35	-382.50
286	R42	3133.35	-427.50
287	R41	3133.35	-472.50
288	R40	3133.35	-517.50

Table 27. Alignment marks coordinates & size

item	x	Y	X_size	Y_size
Marker 1	3132.90	-594	84.6	84.6
Marker 2	-3132.9	-594	84.6	84.6
Marker 3	-1519.92	594.00	84.6	84.6
Marker 4	2078.685	594.00	84.6	84.6

### Alignment marks dimensions




Table 28. Bumps

	dimensions
bumps	31μmx89μmx17.5μm
pad size	38µmх96µm
pad pitch	45μm
spacing between bumps	14μm

**Table 29. Die Mechanical Dimensions** 

Die Size	6517μmx1432μm	
Wafers Thickness	500μm	

Figure 52. DIE orientation in tray





Figure 53. Tray Information



## STE2002S

### **Table 30. Revision History**

Date	Revision	Description of Changes
October 2005	1	First Issue

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com