Dimmable Quasi-Resonant Primary Side Current-Mode Controller for LED Lighting with Thermal Fold-back

The NCL30083 is a PWM current mode controller targeting isolated flyback and non-isolated constant current topologies. The controller operates in a quasi-resonant mode to provide high efficiency. Thanks to a novel control method, the device is able to precisely regulate a constant LED current from the primary side. This removes the need for secondary side feedback circuitry, biasing and an optocoupler.

The device is highly integrated with a minimum number of external components. A robust suite of safety protection is built in to simplify the design. This device is specifically intended for very compact space efficient designs. It supports step dimming by monitoring the AC line and detecting when the line has been toggled on-off-on by the user to reduce the light intensity in 5 steps down to 5% dimming.

Features

- Quasi-resonant Peak Current-mode Control Operation
- Primary Side Sensing (no optocoupler needed)
- Wide V_{CC} Range
- Source 300 mA/Sink 500 mA Totem Pole Driver with 12 V Gate Clamp
- Precise LED Constant Current Regulation ±1% Typical
- Line Feed–forward for Enhanced Regulation Accuracy
- Low LED Current Ripple
- 250 mV ±2% Guaranteed Voltage Reference for Current Regulation
- ~ 0.9 Power Factor with Valley Fill Input Stage
- Low Start-up Current (13 µA typ.)
- 5 State Quasi-log Dimmable
- Thermal Fold-back
- Programmable soft-start
- Wide Temperature Range of -40 to +125°C
- Pb-free, Halide-free MSL1 Product
- Robust Protection Features
 - Over Voltage / LED Open Circuit Protection
 - Over Temperature Protection
 - Secondary Diode Short Protection
 - Output Short Circuit Protection
 - Shorted Current Sense Pin Fault Detection


Typical Applications

- Integral LED Bulbs
- LED Power Driver Supplies
- LED Light Engines



ON Semiconductor®

www.onsemi.com



MARKING DIAGRAM



- AAx = Specific Device Code
- = E or F А
 - = Assembly Location
- Y = Year W

х

- = Work Week = Pb-Free Package
- (Note: Microdot may be in either location)



L30083x = Specific Device Code

= R

х

A

L

- = Assembly Location
- = Wafer Lot
- Y = Year
- = Work Week w
- = Pb-Free Package
- Latched and Auto-recoverable Versions
- Brown-out
- V_{CC} Under Voltageinocionnections
- Thermal Shutdown 1

SD IIIO III SS ZCD I VIN CS III VCC GND ____ DRV (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 35 of this data sheet.




Figure 1. Typical Application Schematic for NCL30083

| Table 1. PIN | FUNCTION DESCRIPTION |
|--------------|----------------------|
|--------------|----------------------|

| Pin No | Pin Name | Function | Pin Description |
|--------|----------|------------------------------------|---|
| 1 | SD | Thermal Fold–back and shutdown | Connecting an NTC to this pin allows reducing the output current down to 50% of its fixed value before stopping the controller. A Zener diode can also be used to pull–up the pin and stop the controller for adjustable OVP protection |
| 2 | ZCD | Zero Crossing Detection | Connected to the auxiliary winding, this pin detects the core reset event. |
| 3 | CS | Current sense | This pin monitors the primary peak current |
| 4 | GND | - | The controller ground |
| 5 | DRV | Driver output | The current capability of the totem pole gate drive (+0.3/–0.5 A) makes it suitable to effectively drive a broad range of power MOSFETs. |
| 6 | VCC | Supplies the controller | This pin is connected to an external auxiliary voltage. |
| 7 | VIN | Brown–Out Input voltage sensing | This pin observes the HV rail and is used in valley selection. This pin also monitors and protects for low mains conditions. |
| 8 | SS | Soft-Start | A capacitor connected to ground select the soft-start duration. |




Figure 2. Internal Circuit Architecture

| Symbol | Rating | Value | Unit |
|--|---|---|---------|
| V _{CC(MAX)} I _{CC(MAX)} | Maximum Power Supply voltage, VCC pin, continuous voltage Maximum current for VCC pin | -0.3, +35 Internally limited | V mA |
| V _{DRV(MAX)} I _{DRV(MAX)} | Maximum driver pin voltage, DRV pin, continuous voltage Maximum current for DRV pin | –0.3, V _{DRV} (Note 1) –500, +800 | V mA |
| V _{MAX} I _{MAX} | Maximum voltage on low power pins (except pins ZCD, SS, DRV and VCC) Current range for low power pins (except pins ZCD, DRV and VCC) | -0.3, +5.5 -2, +5 | V mA |
| V _{ZCD(MAX)} I _{ZCD(MAX)} | Maximum voltage for ZCD pin Maximum current for ZCD pin | -0.3, +10 -2, +5 | V mA |
| V _{SST(MAX)} | Maximum voltage for SS pin | -0.3, +10 | V |
| $R_{\thetaJ-A}$ | Thermal Resistance, Junction-to-Air | 289 | °C/W |
| T _{J(MAX)} | Maximum Junction Temperature | 150 | °C |
| | Operating Temperature Range | -40 to +125 | °C |
| | Storage Temperature Range | -60 to +150 | °C |
| | ESD Capability, HBM model (Note 2) | 4 | kV |
| | ESD Capability, MM model (Note 2) | 200 | V |

Table 2. MAXIMUM RATINGS TABLE

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
V_{DRV} is the DRV clamp voltage V_{DRV(high)} when V_{CC} is higher than V_{DRV(high)}. V_{DRV} is V_{CC} unless otherwise noted.
This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC JESD22–A114–F and Machine Model Method 200 V per JEDEC JESD22–A115–A.
This device contains latch–up protection and exceeds 100 mA per JEDEC Standard JESD78 except for VIN pin which passes 60 mA.

| Table 3. ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $T_J = 25^{\circ}C$, $V_{CC} = 12 V$; | |
|---|--|
| For min/max values $T_J = -40^{\circ}C$ to +125°C, Max $T_J = 150^{\circ}C$, $V_{CC} = 12 \text{ V}$) | |

| Description | Test Condition | Symbol | Min | Тур | Max | Unit |
|---|--|---|-----------------------|-------------------------|-------------------------|----------|
| STARTUP AND SUPPLY CIRCUITS | | | | | | |
| Supply Voltage Startup Threshold Minimum Operating Voltage Hysteresis V _{CC(on)} – V _{CC(off)} Internal logic reset | V_{CC} increasing V_{CC} decreasing V_{CC} decreasing | V _{CC(on)} V _{CC(off)} V _{CC(HYS)} V _{CC(reset)} | 16 8.2 8 3.5 | 18 8.8 - 4.5 | 20 9.4 - 5.5 | V |
| Over Voltage Protection VCC OVP threshold | | V _{CC(OVP)} | 26 | 28 | 30 | V |
| V _{CC(off)} noise filter V _{CC(reset)} noise filter– | | t _{VCC(off)} t _{VCC(reset)} | _ _ | 5 20 | - - | μS |
| Startup current | | I _{CC(start)} | - | 13 | 30 | μΑ |
| Startup current in fault mode Supply Current Device Disabled/Fault Device Enabled/No output load on pin 5 Device Switching (F _{sw} = 65 kHz) | $V_{CC} > V_{CC(off)}$ $F_{sw} = 65 \text{ kHz}$ $C_{DRV} = 470 \text{ pF},$ $F_{sw} = 65 \text{ kHz}$ | I _{CC(sFault)} I _{CC1} I _{CC2} I _{CC3} | - 0.8 - - | 46 1.2 2.3 2.7 | 60 1.4 4.0 5.0 | μA mA |
| CURRENT SENSE | 1 | | | | | |
| Maximum Internal current limit | | V _{ILIM} | 0.95 | 1 | 1.05 | V |
| Leading Edge Blanking Duration for V_{ILIM} (T _j = -25°C to 125°C) | | t _{LEB} | 250 | 300 | 350 | ns |
| Leading Edge Blanking Duration for V_{ILIM} (T _j = -40°C to 125°C) | | t _{LEB} | 240 | 300 | 350 | ns |
| Input Bias Current | DRV high | I _{bias} | - | 0.02 | - | μΑ |
| Propagation delay from current detection to gate off-state | | t _{ILIM} | - | 50 | 150 | ns |
| Threshold for immediate fault protection activation | | V _{CS(stop)} | 1.35 | 1.5 | 1.65 | V |
| Leading Edge Blanking Duration for $V_{CS(stop)}$ | | t _{BCS} | - | 120 | - | ns |
| Blanking time for CS to GND short detection $V_{\mbox{pinVIN}}$ = 1 V | | t _{CS(blank1)} | 6 | - | 12 | μs |
| Blanking time for CS to GND short detection V_{pinVIN} = 3.3 V | | t _{CS(blank2)} | 2 | - | 4 | μs |
| GATE DRIVE | | | | | | |
| Drive Resistance DRV Sink DRV Source | | R _{SNK} R _{SRC} | | 13 30 | - | Ω |
| Drive current capability DRV Sink (Note 4) DRV Source (Note 4) | | I _{SNK} I _{SRC} | | 500 300 | | mA |
| Rise Time (10% to 90%) | C _{DRV} = 470 pF | tr | - | 40 | - | ns |
| Fall Time (90% to 10%) | C _{DRV} = 470 pF | t _f | - | 30 | - | ns |
| DRV Low Voltage | $\begin{array}{l} V_{CC} = V_{CC(off)} \texttt{+} 0.2 \ V \\ C_{DRV} = 470 \ pF, \\ R_{DRV} = 33 \ k \Omega \end{array}$ | V _{DRV(low)} | 8 | - | - | V |
| DRV High Voltage | $V_{CC} = 30 V$ $C_{DRV} = 470 \text{ pF},$ $R_{DRV} = 33 \text{ k}\Omega$ | $V_{DRV(high)}$ | 10 | 12 | 14 | V |

4. Guaranteed by design 5. OTP triggers when $R_{NTC} = 4.7 \text{ k}\Omega$

| Table 3. ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $T_J = 25^{\circ}C$, $V_{CC} = 12 V$; | |
|--|--|
| For min/max values $T_J = -40^{\circ}C$ to +125°C, Max $T_J = 150^{\circ}C$, $V_{CC} = 12$ V) | |

| Description | Test Condition | Symbol | Min | Тур | Мах | Unit |
|--|---|------------------------------------|-----------|-------------|-----------|------|
| ZERO VOLTAGE DETECTION CIRCUIT | | | | | | |
| ZCD threshold voltage | V _{ZCD} increasing | V _{ZCD(THI)} | 25 | 45 | 65 | mV |
| ZCD threshold voltage (Note 4) | V _{ZCD} decreasing | V _{ZCD(THD)} | 5 | 25 | 45 | mV |
| ZCD hysteresis (Note 4) | V _{ZCD} increasing | V _{ZCD(HYS)} | 10 | - | - | mV |
| Threshold voltage for output short circuit or aux. winding short circuit detection | | V _{ZCD(short)} | 0.8 | 1 | 1.2 | V |
| Short circuit detection Timer | $V_{ZCD} < V_{ZCD(short)}$ | t _{OVLD} | 70 | 90 | 110 | ms |
| Auto-recovery timer duration | | t _{recovery} | 3 | 4 | 5 | s |
| Input clamp voltage High state Low state | I _{pin1} = 3.0 mA I _{pin1} = -2.0 mA | V _{CH} V _{CL} | _ _0.9 | 9.5 -0.6 | _ _0.3 | V |
| Propagation Delay from valley detection to DRV high | V _{ZCD} decreasing | t _{DEM} | - | - | 150 | ns |
| Equivalent time constant for ZCD input (Note 4) | | t _{PAR} | - | 20 | - | ns |
| Blanking delay after on-time | | t _{BLANK} | 2.25 | 3 | 3.75 | μs |
| Timeout after last demag transition | | t _{TIMO} | 5 | 6.5 | 8 | μs |
| CONSTANT CURRENT CONTROL | | | | | | |
| Reference Voltage at $T_j = 25^{\circ}C$ | | V _{REF} | 245 | 250 | 255 | mV |
| Reference Voltage $T_j = -40^{\circ}C$ to $125^{\circ}C$ | | V _{REF} | 242.5 | 250 | 257.5 | mV |
| 70% reference voltage | | V _{REF70} | - | 175 | - | mV |
| 40% reference Voltage | | V _{REF40} | - | 100 | - | mV |
| 25% reference Voltage | | V _{REF25} | - | 62.5 | - | mV |
| 10% reference Voltage | | V _{REF10} | - | 25 | - | mV |
| 5% reference Voltage | | V _{REF05} | - | 12.5 | - | mV |
| Current sense lower threshold for detection of the leakage inductance reset time | | V _{CS(low)} | 30 | 55 | 80 | mV |
| LINE FEED-FORWARD | | | | | | |
| V _{VIN} to I _{CS(offset)} conversion ratio | | K _{LFF} | 15 | 17 | 19 | μA/V |
| Offset current maximum value | $V_{pinVIN} = 4.5 V$ | I _{offset(MAX)} | 67.5 | 76.5 | 85.5 | μA |
| $V_{\mbox{\scriptsize REF}}$ value below which the offset current source is turned off | V _{REF} decreases | V _{REF(off)} | - | 37.5 | - | mV |
| $V_{\mbox{\scriptsize REF}}$ value above which the offset current source is turned on | V _{REF} increases | V _{REF(on)} | - | 50 | - | mV |
| VALLEY SELECTION | | | | | | |
| Threshold for line range detection V _{in} increasing $(1^{st}$ to 2^{nd} valley transition for V _{REF} > 0.75 V) | $V_{\mbox{VIN}}$ increases | V _{HL} | 2.28 | 2.4 | 2.52 | V |
| Threshold for line range detection V _{in} decreasing $(2^{nd} \text{ to } 1^{st} \text{ valley transition for V}_{REF} > 0.75 \text{ V})$ | V _{VIN} decreases | V _{LL} | 2.18 | 2.3 | 2.42 | V |
| Blanking time for line range detection | | t _{HL(blank)} | 15 | 25 | 35 | ms |


4. Guaranteed by design 5. OTP triggers when $R_{NTC} = 4.7 \text{ k}\Omega$

| Table 3. ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $T_J = 25^{\circ}C$, $V_{CC} = 12 V$; |
|---|
| For min/max values $T_J = -40^{\circ}$ C to +125°C, Max $T_J = 150^{\circ}$ C, $V_{CC} = 12$ V) |


| Description | Test Condition | Symbol | Min | Тур | Max | Unit |
|--|--|--|-------|--------------|-------|------|
| VALLEY SELECTION | | | | | | - |
| Valley thresholds | | | | | | mV |
| 1 st to 2 nd valley transition at LL and 2 nd to 3 rd valley HL | V _{REF} decreases | V _{VLY1-2/2-3} | 177.5 | 187.5 | 197.5 | |
| 2 nd to 1 st valley transition at LL and 3 rd to 2 nd valley HL | V _{REF} increases | V _{VLY2-1/3-2} | 185.0 | 195.0 | 205.0 | |
| 2 nd to 4 th valley transition at LL and 3 rd to 5 th valley HL | V _{REF} decreases | V _{VLY2-4/3-5} | 117.5 | 125.0 | 132.5 | |
| 4 th to 2 nd valley transition at LL and 5 th to 3 rd valley HL 4 th to 7 th valley transition at LL and 5 th to 8 th valley HL | V _{REF} increases | V _{VLY4-2/5-3} | 125.0 | 132.5 | 140.0 | |
| 7 th to 4 th valley transition at LL and 5 th to 5 th valley HL | V _{REF} decreases V _{REF} increases | V _{VLY4-7/5-8} V _{VLY7-4/8-5} | _ | 75.0 82.5 | - | |
| 7 th to 11 th valley transition at LL and 8 th to 12 th valley HL | V _{REF} decreases | VLY7-4/8-5 VVLY7-11/8-12 | _ | 37.5 | _ | |
| 11^{th} to 7^{th} valley transition at LL and 12^{th} to 8^{th} valley HL | V _{REF} increases | VLY11-7/12-8 | _ | 50.0 | _ | |
| 11 th to 13 th valley transition at LL and 12 th to 15 th valley HL | V _{REF} decreases | V _{VLY11-13/12-15} | _ | 15.0 | _ | |
| 13^{th} to 11^{th} valley transition at LL and 15^{th} to 12^{th} valley HL | V _{REF} increases | V _{VLY13-11/15-12} | - | 20.0 | - | |
| SOFT-STAT PIN | | | | | | • |
| SS pin voltage for zero output current (enable) | | V _{SST(EN)} | 0.66 | 0.7 | 0.74 | V |
| SS pin voltage for 100% of output current | | V _{SST100} | 2.25 | 2.45 | 2.65 | V |
| Clamping voltage for SS pin | | V _{SST(CLP)} | - | 7.8 | - | V |
| Soft-start current source | | I _{SST} | 8.5 | 10 | 11.5 | μΑ |
| Pre-charge current source | $V_{SST} < V_{SST(EN)}$ | I _{SST(pre)} | - | 100 | - | μΑ |
| THERMAL FOLD-BACK AND OVP | | | | | | |
| SD pin voltage at which thermal fold-back starts | | V _{TF(start)} | 0.9 | 1 | 1.2 | V |
| SD pin voltage at which thermal fold–back stops $(I_{out} = 50\% I_{out(nom)})$ | | V _{TF(stop)} | 0.64 | 0.68 | 0.72 | V |
| Reference current for direct connection of an NTC (Note 5) | | I _{OTP(REF)} | 80 | 85 | 90 | μΑ |
| Fault detection level for OTP (Note 5) | V _{SD} decreasing | V _{OTP(off)} | 0.47 | 0.5 | 0.53 | V |
| SD pin level at which controller re-start switching after OTP detection | V_{SD} increasing | V _{OTP(on)} | 0.64 | 0.68 | 0.72 | V |
| Timer duration after which the controller is allowed to start pulsing (Note 5) | | t _{OTP(start)} | 180 | - | 300 | μs |
| Clamped voltage (SD pin left open) | SD pin open | V _{SD(clamp)} | 1.13 | 1.35 | 1.57 | V |
| Clamp series resistor | | R _{SD(clamp)} | - | 1.6 | - | kΩ |
| SD pin detection level for OVP | V _{SD} increasing | V _{OVP} | 2.35 | 2.5 | 2.65 | V |
| Delay before OVP or OTP confirmation (OVP and OTP) | | T _{SD(delay)} | 15 | 30 | 45 | μs |
| THERMAL SHUTDOWN | | | | | | |
| Thermal Shutdown (Note 4) | Device switching (F _{SW} around 65 kHz) | T _{SHDN} | 130 | 155 | 170 | °C |
| Thermal Shutdown Hysteresis (Note 4) | | T _{SHDN(HYS)} | - | 55 | - | °C |
| BROWN-OUT | | | | | | |
| Brown–Out ON level (IC start pulsing) | V _{SD} increasing | V _{BO(on)} | 0.90 | 1 | 1.10 | V |
| Brown–Out OFF level (IC shuts down) | V _{SD} decreasing | V _{BO(off)} | 0.85 | 0.9 | 0.95 | V |
| BO comparators delay | | t _{BO(delay)} | - | 30 | - | μS |
| Brown–Out blanking time | | t _{BO(blank)} | 35 | 50 | 65 | ms |
| Brown-out pin bias current | | I _{BO(bias)} | -250 | _ | 250 | nA |

4. Guaranteed by design 5. OTP triggers when $R_{NTC} = 4.7 \text{ k}\Omega$

















TYPICAL CHARACTERISTICS




















TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

The NCL30083 implements a current-mode architecture operating in quasi-resonant mode. Thanks to proprietary circuitry, the controller is able to accurately regulate the secondary side current of the flyback converter without using any opto-coupler or measuring directly the secondary side current.

- Quasi-Resonance Current-Mode Operation: implementing quasi-resonance operation in peak current-mode control, the NCL30083 optimizes the efficiency by switching in the valley of the MOSFET drain-source voltage. Thanks to a smart control algorithm, the controller locks-out in a selected valley and remains locked until the input voltage or the output current set point significantly changes.
- **Primary Side Constant Current Control:** thanks to a proprietary circuit, the controller is able to take into account the effect of the leakage inductance of the transformer and allow accurate control of the secondary side current.
- Line Feed–forward: compensation for possible variation of the output current caused by system slew rate variation.
- **Open LED protection:** if the voltage on the VCC pin exceeds an internal limit, the controller shuts down and waits 4 seconds before restarting pulsing.
- Thermal Fold–back / Over Temperature / Over Voltage Protection: by combining a dual threshold on the SD pin, the controller allows the direct connection of an NTC to ground plus a Zener diode to a monitored voltage. The temperature is monitored and the output current is linearly reduced in the event that the temperature exceeds a prescribed level. If the

temperature continues to increase, the current will be further reduced until the controller is stopped. The control will automatically restart if the temperature is reduced. This pin can implement a programmable OVP shutdown that can also auto–restart the device.

- **Brown–Out:** the controller includes a brown–out circuit which safely stops the controller in case the input voltage is too low. The device will automatically restart if the line recovers.
- Cycle-by-cycle peak current limit: when the current sense voltage exceeds the internal threshold V_{ILIM}, the MOSFET is turned off for the rest of the switching cycle.
- Winding Short–Circuit Protection: an additional comparator with a short LEB filter (t_{BCS}) senses the CS signal and stops the controller if V_{CS} reaches 1.5 x V_{ILIM}. For noise immunity reasons, this comparator is enabled only during the main LEB duration t_{LEB}.
- Output Short-circuit protection: If a very low voltage is applied on ZCD pin for 90 ms (nominal), the controllers assume that the output or the ZCD pin is shorted to ground and enters shutdown. The auto-restart version (B suffix) waits 4 seconds, then the controller restarts switching. In the latched version (A suffix), the controller is latched as long as V_{CC} stays above the V_{CC(reset)} threshold.
- **Soft-start:** The soft-start pin can be used to slowly increase the output current at startup and provide a smooth turn-on of the LED light.
- **Step dimming:** Each time the IC detects a brown–out condition, the output current is decreased by discrete steps.

Constant Current Control

Figure 54 portrays the primary and secondary current of a flyback converter in discontinuous conduction mode (DCM). Figure 53 shows the basic circuit of a flyback converter.




Figure 53. Basic Flyback Converter Schematic

During the on-time of the MOSFET, the bulk voltage V_{bulk} is applied to the magnetizing and leakage inductors L_p and L_{leak} and the current ramps up.

When the MOSFET is turned–off, the inductor current first charges C_{lump} . The output diode is off until the voltage across L_p reverses and reaches:

$$N_{sp}(V_{out} + V_f)$$
 (eq. 1)

The output diode current increase is limited by the leakage inductor. As a consequence, the secondary peak current is reduced:

$$I_{D,pk} < \frac{I_{L,pk}}{N_{sp}}$$
 (eq. 2)

The diode current reaches its peak when the leakage inductor is reset. Thus, in order to accurately regulate the output current, we need to take into account the leakage inductor current. This is accomplished by sensing the clamping network current. Practically, a node of the clamp capacitor is connected to R_{sense} instead of the bulk voltage V_{bulk} . Then, by reading the voltage on the CS pin, we have an image of the primary current (red curve in Figure 54). When the diode conducts, the secondary current decreases linearly from $I_{D,pk}$ to zero. When the diode current has turned off, the drain voltage begins to oscillate because of the resonating network formed by the inductors (L_p+L_{leak}) and the lump capacitor. This voltage is reflected on the auxiliary winding wired in flyback mode. Thus, by looking at the auxiliary winding voltage, we can detect the end of the conduction time of secondary diode. The constant current control block picks up the leakage inductor current, the end of conduction of the output rectifier and controls the drain current to maintain the output current constant.

We have:

$$I_{out} = \frac{V_{REF}}{2N_{sp}R_{sense}}$$
 (eq. 3)

The output current value is set by choosing the sense resistor:

$$R_{sense} = \frac{V_{ref}}{2N_{sp}I_{out}}$$
 (eq. 4)

From Equation 3, the first key point is that the output current is independent of the inductor value. Moreover, the leakage inductance does not influence the output current value as the reset time is taken into account by the controller.




Figure 54. Flyback Currents and Auxiliary Winding Voltage in DCM

Internal Soft-Start

At startup or after recovering from a fault, there is a small internal soft–start of 40 $\mu s.$

In addition, during startup, as the output voltage is zero volts, the demagnetization time is long and the constant

current control block will slowly increase the peak current towards its nominal value as the output voltage grows. Figure 55 shows a soft–start simulation example for a 9 W LED power supply.




Figure 55. Startup Simulation Showing the Natural Soft-start

Cycle-by-Cycle Current Limit

When the current sense voltage exceeds the internal threshold V_{ILIM} , the MOSFET is turned off for the rest of the switching cycle (Figure 56).

Winding and Output Diode Short-Circuit Protection

In parallel with the cycle–by–cycle sensing of the CS pin, another comparator with a reduced LEB (t_{BCS}) and a higher threshold (1.5 V typical) is able to sense winding short–circuit and immediately stops the DRV pulses. The controller goes into auto–recovery mode in version B.

In version A, the controller is latched. In latch mode, the DRV pulses stop and VCC ramps up and down. The circuit un–latches when VCC pin voltage drops below $V_{CC(reset)}$ threshold.




Figure 56. Winding Short Circuit Protection, Max. Peak Current Limit Circuits

Thermal Fold–back and Over Voltage / Over Temperature Protection

The thermal fold-back circuit reduces the current in the LED string when the ambient temperature exceeds a set point. The current is gradually reduced to 50% of its nominal value if the temperature continues to rise. (Figure 58). The thermal foldback starting temperature depends on the Negative Coefficient Temperature (NTC) resistor chosen by the power supply designer.

Indeed, the SD pin allows the direct connection of an NTC to sense the ambient temperature. When the SD pin voltage V_{SD} drops below $V_{TF(start)}$, the internal reference for the constant current control V_{REF} is decreased proportionally to V_{SD} . When V_{SD} reaches $V_{TF(stop)}$, V_{REF} is clamped to V_{REF50} , corresponding to 50% of the nominal output current.

If V_{SD} drops below V_{OTP} , the controller enters into the auto-recovery fault mode for version B, meaning that the 4–s timer is activated. The controller will re–start switching after the 4–s timer has elapsed and when $V_{SD} > V_{OTP(on)}$ to provide some temperature hysteresis (around 10°C).

For version A, this protection is latched: reset occurs when $V_{CC} < V_{CC(reset)}$.

The thermal fold–back and OTP thresholds correspond roughly to the following resistances:

- Thermal fold–back starts when $R_{NTC} \leq 11.76 \text{ k}\Omega$.
- Thermal fold–back stops when $R_{NTC} \le 8.24 \text{ k}\Omega$.
- OTP triggers when $R_{NTC} \leq 5.88 \text{ k}\Omega$.
- OTP is removed when $R_{NTC} \ge 8.24 \text{ k}\Omega$.




Figure 57. Output Current Reduction versus SD Pin Voltage

At startup, when V_{CC} reaches $V_{CC(on)}$, the controller is not allowed to start pulsing for at least 180 µs in order to allow the SD pin voltage to reach its nominal value if a filtering capacitor is connected to the SD pin. This is to avoid flickering of the LED light in case of over temperature.




Figure 58. Thermal Fold-back and OVP/OTP Circuitry

In case of over voltage, the Zener diode starts to conduct and inject current inside the internal clamp resistor $\mathsf{R}_{\mathsf{clamp}}$ thus causing the pin SD voltage to increase. When this

voltage reaches the OVP threshold (2.5 V typ.), the controller shuts–down and waits for at least 4 seconds before restarting switching.




Figure 59. OVP with SD Pin Chronograms




Figure 60. Thermal Fold-back / OTP Chronograms

Soft-Start

The NCL30083 provides a soft-start pin allowing increasing slowly the LEDs light at startup. An internal current source I_{SST} charges the soft-start capacitor. The generated voltage ramp directly controls the amount of current flowing in the LEDs.

At startup, if there are no faults (except "Enable_b" high), an internal pre-charging current source $I_{SST(pre)}$ connected

in parallel with I_{SST} charges the soft–start capacitor until it reaches the $V_{SST(EN)}$ threshold. After that, $I_{SST(pre)}$ is turned off and the soft–start capacitor keep on charging with the soft–start current source I_{SST} .

When a fault is detected, the soft–start pin is discharged down to $V_{SST(EN)}$ to provide a clean soft–start when the fault is removed.




Figure 61. Soft-start Pin Bloc Diagram

Step Dimming

The step dimming function decreases the output current from 100% to 5% of its nominal value in discrete steps. There are 5 steps in total. Table 4 shows the different steps value and the corresponding output current set–point. Each time a brown–out is detected, the output current is decreased by decreasing the reference voltage V_{REF} setting the output current value.

When the 5% dimming step is reached, if a brown–out event occurs, the controller restarts at 100% of the output current.

| Table | 4. D | IMMI | NG | STEPS |
|-------|------|------|----|-------|
|-------|------|------|----|-------|

| Dimming Step | l _{out} | Perceived Light |
|--------------|------------------|-----------------|
| ON | 100% | 100% |
| 1 | 70% | 84% |
| 2 | 40% | 63% |
| 3 | 25% | 50% |
| 4 | 10% | 32% |
| 5 | 5% | 17% |

Note:

The power supply designer must ensure that V_{CC} stays high enough when the light is turned–off to let the controller memorize the dimming step state.

The power supply designer should use a split V_{CC} circuit for step dimming with a capacitor allowing providing enough V_{CC} for 1 s (47 μF to 100 μF capacitor).

The step dimming state is memorized by the controller until V_{CC} crosses $V_{CC(reset)}$.




Figure 62. Split VCC Supply




Figure 63. Step Dimming Chronograms

V_{CC} Over Voltage Protection (Open LED Protection)

If no output load is connected to the LED power supply, the controller must be able to safely limit the output voltage excursion. In the NCL30083, when the V_{CC} voltage reaches the V_{CC(OVP)} threshold, the controller stops the DRV pulses and the 4–s timer starts counting. The IC re–start pulsing after the 4–s timer has elapsed and when V_{CC} \geq V_{CC(on)}.




Figure 64. Open LED Protection Chronograms

Valley Lockout

Quasi-Square wave resonant systems have a wide switching frequency excursion. The switching frequency increases when the output load decreases or when the input voltage increases. The switching frequency of such systems must be limited.

The NCL30083 changes valley as the input voltage increases and as the output current set-point is varied (thermal fold-back and step dimming). This limits the switching frequency excursion. Once a valley is selected, the controller stays locked in the valley until the input voltage or the output current set-point varies significantly. This avoids valley jumping and the inherent noise caused by this phenomenon.

The input voltage is sensed by the VIN pin. The internal logic selects the operating valley according to VIN pin voltage (line range detector in Figure 65), SD pin voltage and dimming state imposed by the Step Dimming circuit.

By default, when the output current is not dimmed, the controller operates in the first valley at low line and in the second valley at high line.




Figure 65. Line Range Detector

Table 5. VALLEY SELECTION

| | | | VIN pin v | oltage for valle | y change | | | |
|---|------------|----------------------------|------------------|----------------------------|---|-----|------------|----------------------------|
| l _{out} value at which the controller changes valley (l _{out} decreasing) | | V _{VIN} decreases | | | l _{out} value at which the controller changes valley (l _{out} increasing) | | | |
| | | 0 | -LL- | 2.3 V | -HL- | 5 V | | |
| | 100% | | 1 st | | 2 nd | | 100% | |
| ses | 75% 50% | | 2 nd | | 3 rd | | 78% 53% | |
| l _{out} decreases | 30% | | 4 th | | 5 th 8 th | | · 33% | l _{out} increases |
| l _{out} d | 15% | | 11 th | | 12 th | | · 20% | ases |
| | 6% 0% | | 13 th | | 15 th | | - 8% 0% | |
| | | 0 | -LL- | 2.4 V | -HL- | 5 V | | |
| | | | | V _{VIN} increases | | | | |
| | | | VIN pin v | oltage for valle | y change | | | |

Zero Crossing Detection Block

The ZCD pin allows detecting when the drain-source voltage of the power MOSFET reaches a valley.

A valley is detected when the voltage on pin 1 crosses below the $V_{ZCD(THD)}$ internal threshold.

At startup or in case of extremely damped free oscillations, the ZCD comparator may not be able to detect

the valleys. To avoid such a situation, the NCL30083 features a Time–Out circuit that generates pulses if the voltage on ZCD pin stays below the $V_{ZCD(THD)}$ threshold for 6.5 µs.

The Time–out also acts as a substitute clock for the valley detection and simulates a missing valley in case of too damped free oscillations.




Figure 66. Time-out Chronograms

Because of this time-out function, if the ZCD pin or the auxiliary winding is shorted, the controller will continue switching leading to improper regulation of the LED current. Moreover during an output short circuit, the controller will strive to maintain the constant current operation.

In order to avoid these scenarios, a secondary timer starts counting when the ZCD voltage is below the $V_{ZCD(short)}$ threshold. If this timer reaches 90 ms, the controller detects a fault and enters the auto-recovery fault mode (controller shuts-down and waits 4–s before re-starting switching).

Line Feed-forward

Because of the propagation delays, the MOSFET is not turned–off immediately when the current set–point is reached. As a result, the primary peak current is higher than expected and the output current increases. To compensate the peak current increase brought by the propagation delay, a positive voltage proportional to the line voltage is added on the current sense signal. The amount of offset voltage can be adjusted using the R_{LFF} resistor as shown in Figure 67.

The offset voltage is applied only during the MOSFET on-time.

This offset voltage is removed at light load during dimming when the output current drops below 15% of the programmed output current.





Figure 67. Line Feed–Forward Schematic

Brown-out

In order to protect the supply against a very low input voltage, the NCL30083 features a brown–out circuit with a fixed ON/OFF threshold. The controller is allowed to start if a voltage higher than 1 V is applied to the VIN pin and shuts-down if the VIN pin voltage decreases and stays below 0.9 V for 50 ms nominal. Exiting a brown-out condition overrides the hiccup on V_{CC} (V_{CC} does not wait to reach V_{CC(off)}) and the IC immediately goes into startup mode (I_{CC} = I_{CC(start)}).






Figure 69. Brown–Out Chronograms (Valley Fill circuit is used)

CS Pin Short Circuit Protection

Normally, if the CS pin or the sense resistor is shorted to ground, the Driver will not be able to turn off, leading to potential damage of the power supply. To avoid this, the NCL30083 features a circuit to protect the power supply against a short circuit of the CS pin. When the MOSFET is on, if the CS voltage stays below $V_{CS(low)}$ after the adaptive blanking timer has elapsed, the controller shuts down and will attempt to restart on the next V_{CC} hiccup.




Figure 70. CS Pin Short Circuit Protection Schematic

Fault Management

OFF Mode

The circuit turns off whenever a major condition prevents it from operating:

- Incorrect feeding of the circuit: "UVLO high". The UVLO signal becomes high when V_{CC} drops below V_{CC(off)} and remains high until V_{CC} exceeds V_{CC(on)}.
- OTP
- V_{CC} OVP
- OVP2 (additional OVP provided by SD pin)
- Output diode short circuit protection: "WOD_SCP high"
- Output / Auxiliary winding Short circuit protection: "Aux_SCP high"
- Die over temperature (TSD)
- Brown–Out: "BO_NOK" high
- Pin CS short circuited to GND: "CS_short high"

In this mode, the DRV pulses are stopped. The VCC voltage decrease through the controller own consumption (I_{CC1}) .

For the output diode short circuit protection, the CS pin short circuit protection, the output / aux. winding short circuit protection and the OVP2, the controller waits 4 seconds (auto-recovery timer) and then initiates a startup sequence ($V_{CC} \ge V_{CC(on)}$) before re-starting switching.

Latch Mode

This mode is activated by the output diode short–circuit protection (WOD_SCP), the OTP and the Aux–SCP in **version A only.**

In this mode, the DRV pulses are stopped and the controller is latched. There are hiccups on $V_{CC}. \label{eq:VCC}$

The circuit un–latches when $V_{CC} < V_{CC(reset)}$.




Figure 71. State Diagram for B Version Faults




Figure 72. State Diagram for A Version Faults

OPTIONS


| Controller | Output SCP | Winding/Output Diode SCP | Over Temperature Protection |
|------------|---------------|--------------------------|-----------------------------|
| NCL30083A | Latched | Latched | Latched |
| NCL30083B | Auto-recovery | Auto-recovery | Auto-recovery |

ORDERING INFORMATION

| Device | Package Marking | Package Type | Shipping [†] |
|----------------|-----------------|----------------------------------|-----------------------|
| NCL30083ADMR2G | AAE | Micro8 (Pb–Free, Halide–Free) | 4000 / Tape & Reel |
| NCL30083BDMR2G | AAF | Micro8 (Pb–Free, Halide–Free) | 4000 / Tape & Reel |
| NCL30083BDR2G | L30083B | SOIC-8 (Pb-Free) | 2500 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|---|-------------|---|-----------------------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 |
| ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regardin the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specificall disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | r circuit, and specifically |

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 COLLECTOR. DIE #2 З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT OVI O 2 З. UVLO 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|--|-------------|---|--|
| DESCRIPTION: | SOIC-8 NB | PAGE 2 | |
| ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | |


7.

8

COLLECTOR, #1

COLLECTOR, #1





| DOCUMENT NUMBER: | 98ASB14087C | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|--|-------------|---|--|
| DESCRIPTION: | MICRO8 | B PA | |
| ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | |

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥