



#### Automotive Grade GPS/Galileo/Glonass/QZSS receiver

**Data brief** 



#### **Features**

- STMicroelectronics<sup>®</sup> 3<sup>rd</sup> generation positioning receiver with 32 Tracking channels and 2 fast acquisition channels compatible with GPS, Galileo and Glonass systems
- Embedded RF Front-End with separate GPS/Galieo/QZSS and Glonass IF outputs
- · Embedded low noise amplifier
- -162 dBm indoor sensitivity (tracking mode)
- Fast TTFF <1 s in Hot start and 35s in Cold Start
- High performance ARM946 MCU (up to 208 MHz)
- 256 Kbyte embedded SRAM
- Real Time Clock (RTC) circuit
- 32-bit Watch-dog timer
- 2 UARTs
- 1 I<sup>2</sup>C master/slave interface
- 1 External SQI Flash interface
- USB2.0 dual-role full speed (12 MHz) with integrated physical layer transceiver
- 2 Controller Area Network (CAN)
- 3 channels ADC (10 bits)
- 3 Embedded 1.8 V voltage regulators
- I/O level selectable 1.8 V or 3.3 V

· Operating condition:

V<sub>DD12</sub>: 1.2 V ±10%
 V<sub>DD18/RF18</sub>: 1.8 V ±5%
 V<sub>LPVR</sub> 1.62 V to 3.6 V

- V<sub>ddIO</sub>: 1.8 V ±5%; 3.3 V ±10%

ST Automotive Grade compliant

· Package:

- VFQFPN56 (7x7x0.85 mm) 0.4 mm Pitch
- VFQFPN56 (8x8x0.85mm) 0.5 mm Pitch
- Ambient temperature range: -40/+85°C

#### **Description**

STA8088GA is a single die standalone positioning receiver IC working on multiple constellations (GPS/Galileo/Glonass/QZSS).

The device is compliant with ST Automotive Grade which in addition to AEC-Q100 qualification includes a set of production flow methodology targeting zero defect per million.

STA8088GA, fulfilling high quality and service level Automotive market requirements, is the ideal solution for in-dash navigation and OEM telematic application.

The device is offered with a complete GNSS firmware which performs all GNSS operations including tracking, acquisition, navigation and data output.

Contents STA8088GA

### **Contents**

1	Ove	rview 5
2	Pin (	description6
	2.1	Block diagram
	2.2	VFQFPN56 pin configuration7
	2.3	Power supply pins 8
	2.4	Main function pins 9
	2.5	Test/emulated dedicated pins
	2.6	RF front-end pins 10
	2.7	Port 0 pins 10
	2.8	Port 1 pins
3	Pacl	kage and packing information
	3.1	ECOPACK <sup>®</sup> packages
	3.2	VFQFPN56 package information
4	Orde	ering information16
5	Revi	sion history17



STA8088GA List of tables

## List of tables

Table 1.	Power supply pins	. 8
Table 2.	Main function pins	. 9
Table 3.	Test/emulated dedicated pins	10
Table 4.	RF front-end pins	10
Table 5.	Port 0 pins	11
Table 6.	Port 1 pins	11
Table 7.	VFQFPN56 7 x 7 x 0.85 mm package dimensions	13
Table 8.	VFQFPN56 8 x 8 x 0.85 mm package dimensions	14
Table 9.	Document revision history	17



List of figures STA8088GA

# **List of figures**

Figure 1.	STA8088GA system block diagram	. 6
Figure 2.	VFQFPN56 connection diagram - Automotive Grade (with CAN) (bottom view)	. 7
Figure 3.	VFQFPN56 connection diagram - no CAN (bottom view)	. 8
Figure 4.	VFQFPN56 package dimension	15
Figure 5	Ordering information scheme	16



STA8088GA Overview

#### 1 Overview

STA8088GA is a highly integrated System-On-Chip device designed for positioning systems applications.

It combines the high performance of ARM946 microprocessor with embedded enhanced peripherals and I/O capabilities with ST next generation triple-constellation positioning engine. The RF Front-End and Base Band processors are able to support GPS/Galileo and Glonass navigation systems. The device is offered with a complete firmware which performs all positioning operations including tracking, acquisition, navigation and data output with no need of external memories.

It also provides clock generation via PLL, backup logic with real time clock and it supports USB2.0 standard at full speed, (12 Mbps) with on-chip PHY.

STA8088GA is software compatible with the ARM processor family. The device is power supplied with 1.8 V and uses three on-chip voltage regulators to internally supply the RF front-End, core logic and the backup logic. In order to reduce the power consumption the chips can be directly powered with 1.2V bypassing the embedded voltage regulators which will be put in power down mode.

I/O lines are compatible with 1.8V and 3.3V.

STA8088GA, using STMicroelectronics CMOSRF Technology, is housed in either VFQFPN56 (7 x 7 x 0.85 mm) or VFQFPN56 (8 x 8 x 0.85 mm) packages.

STA8088GA is compliant with ST Automotive Grade which in addition to AEC-Q100 qualification includes a set of production flow methodology targeting zero defect per million.

STA8088GA, fulfilling high quality and service level Automotive market requirements, is the ideal solution for in-dash navigation and OEM telematic application.



## 2 Pin description

#### 2.1 Block diagram

CLOCK\_GEN G3RF IP G3 Base Band CKX2 LNA Section ADC GALGPS Acq RAMs GALGPS IF 1.8V **→**1.2V DCREG Mux PLL PG\_650x 2 Fast Acq Channel Glonass IF SPI IF FRC\_DPLL RIOSC47 SQI IF USB IF IOs ROM 16KB JTAG THSENS ADC REGMAP VIC BK\_domain Test controller SARADC AD10SA1M\_18 64KHIGH SPEED D - TCM 8 RAM 8KB SYS CTRL PWR, RST & CLK CTRL DC\_LN\_1V8TO1V2 I-Cache 16KB D-Cache 8KB DCREG OSCI32 HIGH SPEED I - TCM 64KB RTC GAPGCFT00543


Figure 1. STA8088GA system block diagram



STA8088GA Pin description

#### 2.2 VFQFPN56 pin configuration

Figure 2. VFQFPN56 connection diagram - Automotive Grade (with CAN) (bottom view)






Figure 3. VFQFPN56 connection diagram - no CAN (bottom view)

#### 2.3 Power supply pins

Table 1. Power supply pins

rable 1.1 ower supply pins						
Symbol	I/O	Functions	VFQFN56			
VDD18_MVR[1,2]	Pwr	Digital supply voltage for main voltage regulator (1.8 V)	31,4			
VDD12_MVR[1,2,3]	Pwr	Digital supply voltage for core circuitry (1.2 V). When using the MVR, this pin shall not be driven by an external voltage supply, but a capacitance shall be connected between these pins and GND to guarantee on-chip voltage stability.	22,47,30			
VDD_LPVR	Pwr	Digital supply voltage for low power voltage regulator (1.62 - 3.6 V)	29			

577

8/18

STA8088GA Pin description

Table 1. Power supply pins (continued)

Symbol	I/O	Functions	VFQFN56
VDD12_LPVR	Pwr	Digital supply voltage for backup logic (1.2 V). When using the LPVR, this pin shall not be driven by an external voltage supply, but a capacitance shall be connected between these pins and GND to guarantee on-chip voltage stability.	21
VDD_IOR1	Pwr	Digital supply voltage for I/O ring 1 (1.8 or 3.3 V)	44
VDD_IOR3	Pwr	Digital supply voltage for I/O ring 3 (1.8 V)	45
VDD_IOR5	Pwr	Digital supply voltage for I/O ring 5 (3.3 V)	52
VRF18_RFVR	Pwr	Analog supply voltage for RF voltage regulator (1.8 V)	13
VRF12OUT_RFVR	Pwr	RF voltage regulator 1.2 V output	12
VRF12_LNA	Pwr	Analog supply voltage for LNA (1.2 V)	8
VRF12_RFA	Pwr	Analog supply voltage for RFA (1.2 V)	14
VRF12_MIX	Pwr	Analog supply voltage for Mixer (1.2 V)	16
VRF12_IF	Pwr	Analog supply voltage for IF (1.2 V)	17
VRF12_RFVCO	Pwr	Analog supply voltage for VCO (1.2 V)	18
VRF12_RFADC	Pwr	Analog supply voltage for RF ADC (1.2 V)	7
GND_LNA	GND	Analog supply ground for LNA	10
GND	GND	Analog and digital supply ground	EP

### 2.4 Main function pins

**Table 2. Main function pins** 

Symbol	I/O voltage	I/O	Functions	VFQFPN56
STDBYn	1.2V	I	When low, the chip is forced in Standby Mode - All pins in high impedance except the ones powered by Backup supply	24
STDBYOUT	1.2V	0	When low, indicates the chip is in Standby Mode.	23
RSTn	1.2V	I	Reset Input with Schmitt-Trigger characteristics and noise filter.	25
WAKEUP	1.2V	I	WAKEUP from STANDBY mode	26
RTC_XTI	1.5V (Max)	I	Input of the 32KHz oscillator amplifier circuit and input of the internal real time clock circuit.	27
RTC_XTO	1.5V (Max)	0	Output of the oscillator amplifier circuit.	28
ADC_IN[1,5]	1.4V – 0 Typ Range	I	ADC Analog input [1,5,8]	32,33, 34
USB_DP/UART1_TX	VDD_IOR5	USB/O	USB D+ signal / UART1 Tx data	48
USB_DM/UART1_RX	VDD_IOR5	USB/I	USB D- signal / UART1 Rx data	49



Table 2. Main function pins (continued)	Table 2.	Main	function	pins	(continued)
---	----------	------	----------	------	-------------

Symbol	I/O voltage	I/O	Functions	VFQFPN56
CAN0TX <sup>(1)</sup>	VDD_IOR5	0	CAN0 - transmit data output	51
CANORX <sup>(1)</sup>	VDD_IOR5	I	CAN0 - receive data input	54

<sup>1.</sup> Only for Automotive Grade devices (STA8088GA, STA8088A).

### 2.5 Test/emulated dedicated pins

Table 3. Test/emulated dedicated pins

Symbol	I/O voltage	I/O	Functions	VFQFPN56
TDO	VDD_IOR5	0	JTAG test data out	50
TDI	VDD_IOR5	I	JTAG test data in	53
TCK	VDD_IOR5	I	JTAG test clock	56
TMS	VDD_IOR5	I	JTAG test mode select	2
TRSTn	VDD_IOR5	I	JTAG test circuit reset	3
TP_IF_P	VRF12_IF	0	Diff. test point for IF – positive	5
TP_IF_N	VRF12_IF	0	Diff. test point for IF – negative	6

#### 2.6 RF front-end pins

Table 4. RF front-end pins

Symbol	I/O voltage	I/O	Functions	VFQFPN56
LNA_IN	VRF12_LNA	ı	Low noise amplifier input	9
LNA_OUT	VRF12_LNA	0	Low noise amplifier output	11
RFA_IN	VRF12_RFA	ı	RF amplifier input	15
XTAL_IN	VRF12_RFDig	ı	Input side of crystal oscillator or TCXO input	19
XTAL_OUT	VRF12_RFDig	0	Output side of crystal oscillator	20

### 2.7 Port 0 pins

Port 0 consists of a 32-bit bidirectional I/O port (only 3-bit are used in STA8088GA).

It can be either used as general purpose Input or Output port, or configured according to the associated alternate functions.

**47**/

STA8088GA Pin description

Table 5. Port 0 pins

Symbol	I/O voltage	I/O	Mode	Functions	VFQFPN56
		Ю	Default	GPIO.0: General Purpose IO	
P0.0	VDD_IOR1	ı	Α	PPS_IN: Pulse Per Second Input	35
		0	В	PPS_OUT: Pulse Per Second Output	
		0	Default	CAN1TX <sup>(1)</sup> : CAN1 Transmit Data Output	
P0.8	VDD_IOR5	Ю	А	GPIO.8: General Purpose IO	55
		Ю	В	I2C_SD: I2C Serial Data	
		1	Default	CAN1RX <sup>(1)</sup> : CAN1 Receive Data Input	
P0.9	VDD_IOR5	Ю	Α	GPIO.9: General Purpose IO	1
		0	В	I2C_SCLK: I2C Clock	

<sup>1.</sup> Only for Automotive Grade devices (STA8088GA, STA8088A).

#### 2.8 Port 1 pins

Port 1 consists of a 32-bit bidirectional I/O port (only9-bit are used in STA8088GA).

It can be either used as general purpose Input or Output port, or configured according to the associated alternate functions.

Table 6. Port 1 pins

Symbol	I/O Voltage	I/O	Mode	Functions	VFQFPN56
		0	Default	SQI_CEN: SQI Flash chip enable	
P1.0	VDD_IOR1	I/O	Α	GPIO32: general purpose I/O	40
		I/O	В	SIGNGGPS: GGPS 3bit coding output (sign)	
		0	Default	SQI_CLK: SQI Flash clock	
P1.1	VDD_IOR1	I/O	Α	GPIO33: general purpose I/O	41
		I/O	В	CLOCK_GGPS: GGPS clock out	
		I/O	Default	SQI_SIO0/SI: SQI Flash data I/O 0 / ser. I	
P1.2	VDD_IOR1	I/O	Α	GPIO34: general purpose I/O	42
		I/O	В	SIGNGNS: GNS 3bit coding output (sign)	
		I/O	Default	SQI_SIO1/SO: SQI Flash data I/O 1 / ser. O	
P1.3	VDD_IOR1	I/O	Α	GPIO35: general purpose I/O	43
		I/O	В	CLOCK_GNS: GNS clock out	
P1.4	VDD IOD4	I	Default	UART2_RX: UART 2 Rx data	26
P1.4	VDD_IOR1	I/O	Α	GPIO36: general purpose I/O	36



#### Table 6. Port 1 pins (continued)

Symbol	I/O Voltage	I/O	Mode	Functions	VFQFPN56	
P1.5	VDD_IOR1	I/O	Default	UART2_TX / BOOT_0: UART 2 Tx data / ARM Boot 0	- 37	
		I/O	А	GPIO37: general purpose I/O		
P1.6	VDD_IOR1	I/O	Default	SQI_SIO2: SQI Flash data I/O 2	38	
		I/O	Α	GPIO38: general purpose I/O	30	
P1.7 VDD_IOR	VDD IOP1	I/O	Default	SQI_SIO3/BOOT_1: SQI Flash data I/O 3/ARMBoot 1	39	
	VDD_IOK1	I/O	Α	GPIO39: general purpose I/O	39	
P1.21	VDD_IOR3	I/O	Α	GPIO53: general purpose I/O	46	

### 3 Package and packing information

### 3.1 ECOPACK<sup>®</sup> packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

#### 3.2 VFQFPN56 package information

Table 7. VFQFPN56 7 x 7 x 0.85 mm package dimensions

Symbol	Min.	Тур.	Max			
Common dimensions						
A	0.80	0.85	0.90			
A1	0	0.01	0.05			
A2	0.60	0.65	0.70			
А3		0.20 REF				
b	0.15	0.20	0.25			
D	7.00 BSC					
D1	6.75 BSC					
D2	5.0	5.1	5.2			
E	7.00 BSC					
E1	6.75 BSC					
E2	5.0	5.1	5.2			
е		0.40 BSC				
θ	0°		12°			
L	0.30	0.40	0.50			
N	56					
Nd	14					
Ne	14					
Р	0.24	0.42	0.60			

Table 8. VFQFPN56 8 x 8 x 0.85 mm package dimensions

Symbol	Min.	Тур.	Max		
Common dimensions					
A	0.80	0.85	0.90		
A1	0	0.01	0.05		
A2	0.60	0.65	0.70		
A3		0.20 REF			
b	0.18	0.23	0.30		
D	8.00 BSC				
D1	7.75 BSC				
D2	5.2	5.3	5.4		
E	8.00 BSC				
E1	7.75 BSC				
E2	5.2	5.3	5.4		
е		0.50 BSC			
θ	0°		12°		
L	0.30	0.40	0.50		
N	56				
Nd	14				
Ne	14				
P 0.24		0.42	0.60		






Figure 4. VFQFPN56 package dimension

5/


DocID022679 Rev 4

15/18

Ordering information STA8088GA

## 4 Ordering information

Figure 5. Ordering information scheme



577

16/18 DocID022679 Rev 4

STA8088GA Revision history

# 5 Revision history

**Table 9. Document revision history** 

Date	Revision	Changes	
17-Jan-2012	1	Initial release.	
14-Mar-2012	2	Updated Features list  Table 2: Main function pins:  - USB_DP/UART1_TX, USB_DM/UART1_RX: updated I/O  Table 7: VFQFPN56 7 x 7 x 0.85 mm package dimensions:  - Q, R: removed rows  Added Table 8: VFQFPN56 8 x 8 x 0.85 mm package dimensions  Updated Figure 5: Ordering information scheme	
16-Sep-2013	3	Updated Disclaimer.	
14-Apr-2014	4	Updated Description.	

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

18/18 DocID022679 Rev 4

