

TDA7461

Car radio signal processor

Not For New Design


Features

- High performance signal processor for car radio systems
- Device includes audio processor, stereo decoder, noise blanker and multipath detector
- No external components required
- Fully programmable via I²C bus
- Low distortion
- Low noise

Description

The TDA7461 is a high performance signal processor specifically designed for car radio applications.

The device includes a complete audioprocessor and a stereo decoder with noise blankor, staroo blend and all signal processing functions necessary for state-of-the-art as well as future car radio systems.



Switched-capacitors design technique allows to obtain all these reatures without external components or adjustments. This means that higher quality and reliability walks alongside an overall cost saving. The CSP is fully programmable by I²C bus interface allowing to customize key device parameters and especially filter characteristics.

The BiCMOS process combined with the optimized signal processing assure low noise and low distortion performances.

Table 1.	Device summary

Orc'er code	Package	Packing
1DA7461ND	SO-28	Tube
TDA7461NDTR	SO-28	Tape and reel
E-TDA7461ND ⁽¹⁾	SO-28	Tube
E-TDA7461NDTR ⁽¹⁾	SO-28	Tape and reel

1. Device in ECOPACK® package, see Chapter 7: Package information on page 46.

Contents

1	Block	diagra	m and pin description	6
	1.1	Block di	agram	6
	1.2	Pin des	cription	6
2	Elect	rical spe	ecification	8
	2.1	Absolut	e maximum ratings	8
	2.2	Supply		8
	2.3	ESD		8
	2.4	Therma	I data	8
	2.5	Audio p	rocessor part feature	9
		2.5.1	Input multiplexer	. 9
		2.5.2	Volume control	. 9
		2.5.3	Bass control	. 9
		2.5.4	Treble control	
		2.5.5	Speaker control	. 9
		2.5.6	Mute function	. 9
	2.6	Audio p	rocessor electrical characteristics 1	10
3	Desc	ription a	Stibe audio processor part 1	13
	3.1	Program	nmable input matrix	13
		3.1.1	How to find the right input configuration	14
10		3.1.2	Input stages	14
cOV		3.1.3	AutoZero	15
103	3.2	Mux out	put 1	15
3	3.3	Mixing s	stage 1	16
		3.3.1	Loudness	16
		3.3.2	Softmute	17
		3.3.3	Soft step volume	17
		3.3.4	Bass	18
		3.3.5	DC mode	18
		3.3.6	Treble	18
		3.3.7	Speaker attenuator	18

4	Ster	eo decc	der part	20
	4.1	Stereo	decoder feature	20
	4.2	Stereo	decoder electrical characteristics	20
	4.3	Noise	blanker part	23
	4.4	Multip	ath detector	
	4.5	Descri	ption of stereo decoder	
		4.5.1	Stereo decoder mute	
		4.5.2	Input stages	
		4.5.3		
		4.5.4	De-emphasis and high cut	
		4.5.5	PLL and pilot tone detector	
		4.5.6	Fieldstrength control Level input and gain	
		4.5.7		
		4.5.8	Stereo blend control	
		4.5.9	High cut control	29
	4.6	FUncti	onal description of the noise tranker	29
		4.6.1	Trigger path	
		4.6.2	Automatic noise controlled threshold adjustment (ATC) .	
		4.6.3	Automatic threshold control	30
		4.6.4	Over ('aviation detector	31
	4.7	Functi	onal description of the multipath detector	31
	4.8	Test n	cda	
	•	015		
5	I ² C t	ous inte	rface description	
\rightarrow	5.1	Interfa	ce protocol	33
SU	5.2	Auto ir	ncrement	
70-				
6	Data	byte s	pecification	35
7	Deel			46
7	Pack	age m	ormation	
8	Revi	sion his	story	



(

List of tables

Table 1.	Device summary
Table 2.	Pin description
Table 3.	Absolute maximum ratings
Table 4.	Supply
Table 5.	Thermal data
Table 6.	Audio processor electrical characteristics10
Table 7.	Input and source programming14
Table 8.	Stereo decoder electrical characteristics
Table 9.	Noise blanker electrical characteristics
Table 10	
Table 11	
Table 12	
Table 13	
Table 14	
Table 15	
Table 16	
Table 17	
Table 18	
Table 19	
Table 20	Stereo decoder
Table 21. Table 22.	
Table 22	
Table 23	Stereo decoder adjustment
Table 24	
Table 00	Desument revision his av
	bocument revision history
~0	
-5	
<u>OV</u>	

List of figures


Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	6
Figure 3.	Input configuration tree	13
Figure 4.	Input stages	15
Figure 5.	Loudness attenuation @ fc = 400 Hz (second order)	16
Figure 6.	Loudness center frequency @ Atten. = 15 dB (second order)	16
Figure 7.	Loudness attenuation = 15 dB @ fc = 400 Hz	17
Figure 8.	Softmute timing	17
Figure 9.	Soft step timing	18
Figure 10.	Bass control @ fc = 80 Hz, Q = 1	19
Figure 11.	Bass center @ Gain = 14 dB, Q = 1	
Figure 12.	Bass quality factors @ Gain = 14 dB, fc = 80 Hz	19
Figure 13.	Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz	19
Figure 14.	Treble control @ fc = 17.5 kHz)	19
Figure 15.	Treble center frequencies @ Gain = 14 dB	19
Figure 16.	Treble center frequencies @ Gain = 14 dB Noise blanker diagram	24
Figure 17.	Trigger threshold vs. VPEAK	24
Figure 18.	Deviation controlled trigger adjustment	24
Figure 19.	Fieldstrength controlled trigger adjustment.	
Figure 20.	Block diagram of the stereo decoder	26
Figure 21.	Signals during stereo decoder's soft mute	
Figure 22.	Internal stereo blend characteristics	
Figure 23.	Relation between internal and external LEVEL voltage and setup of Stereo blend .	29
Figure 24.	High cut characteristics	
Figure 25.	Block diagram of the noisebiar kert	
Figure 26.	Block diagram of the multipath detector	
Figure 27.	Application exan`c'e 1	
Figure 28.	Application example 2	
Figure 29.	Interface p o'ocol diagram	
Figure 30.	SO-28 mechanical data and package dimensions	46
Figure 30.	ste i	



1 Block diagram and pin description

1.1 Block diagram

Figure 1. Block diagram



1.2 Pin description

	Figure 2. Pin connection (to	op vi	ew)			
	ACINL	Ч		28		ACOUTL
26			2	27		ACOUTR
obsole	CASSR	Ц	3	26		CREF
\sim	CASSL	Ц	4	25		OUTLF
\mathbf{O}^{*}	CDR	Ц	5	24	П	OUTRF
	CDGND	Ш	6	23	\square	OUTLR
	CDL	\Box	7	22	П	OUTRR
	PH GND	Ш	8	21	П	VS
	PHONE	Ш	9	20	П	GND
	AM	Ш	10	19	П	SDA
	MPX	Ш	11	18	П	SCL
	LEVEL	Ш	12	17	П	SMUTE
	MPIN	Ш	13	16	П	MUXR
	MPOUT	\Box	14	15	П	MUXL
		L	D97AU647			

N.	Name	Function	Туре
1	ACINL	Speaker stage input left	I
2	ACINR	Speaker stage input right	I
3	CASSR	Cassette input right	I
4	CASSL	Cassette input left	I
5	CDR	CD right channel input	I
6	CDGND	Ground reference CD	I
7	CDL	CD left channel input	Ţ
8	PHGND	Phone ground	I GI
9	PHONE	Phone input	
10	AM	AM input	I
11	MPX	FM input (MPX)	Ι
12	LEVEL	Level input stereo decoder	I
13	MPIN	Multipath detector input	I
14	MPOUT	Multipath detector output	0
15	MUXL	Multiplexer output left chann ²¹ (sureo decoder output left selectable ⁽¹⁾	0
16	MUXR	Multiplexer output rig. ^{h+} channel (stereo decoder output right selectable ⁽¹⁾⁾	0
17	SMUTE	Soft mute ur ve	I
18	SCL	I ² C clock line	I/O
19	SDA	2°C data line	I/O
20	G.\\D	Supply ground	S
21	VS	Supply voltage	S
22	OUTRR	Right rear speaker output	0
23	OUTLR	Left rear speaker output	0
24	OUTRF	Right front speaker output	0
25	OUTLF	Left front speaker output	0
26	CREF	Reference capacitor pin	S
27	ACOUTR	Pre-speaker AC output right channel	0
28	ACOUTL	Pre-speaker AC output left channel	0

Table 2.Pin description

1. See data byte specification - speaker attenuator

Pin type:

I = Input O = Output I/O = Input/Output S = Supply



Electrical specification 2

2.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _S	Operating supply voltage	10.5	V
T _{amb}	Operating ambient temperature range	-40 to 85	°C
T _{stg}	Storage temperature range	-55 to 150	°C

2.2 Supply

Table 4. Supply

2	Supply		20	ctle	5	
ble 4. Symbol	Supply Parameter	Test condition	P.in.	Тур.	Max.	Unit
VS	Supply voltage	84	7.5	9	10	V
I _S	Supply current	V _S = 9V	25	30	35	mA
01/00		Audioprocessor (all (itera hat)		60		dB
SVRR Ripple rejection @ 1		Stereo decc der + Audioprocessor		45		dB

2.3 **ESD**

All pins are protected against ESD according to the MIL883 standard.

The ma! data 2.4

	า ำ เ:!ฮ 5.	Thermal data			
colk	Symbol	Parameter		Value	Unit
~05	R _{th j-pins}	Thermal resistance junction to pins	max	85	°C/W

2.5 Audio processor part feature

2.5.1 Input multiplexer

- Fully differential or quasi-differential CD and cassette stereo input
- AM mono or stereo input
- Phone differential or single ended input
- Internal beep with 2 frequencies (selectable)
- Mixable phone and beep signals
- Loudness
- Second order frequency response
- usolete Producils Programmable center frequency and quality factor
- 15 x 1 dB steps
- Selectable flat-mode (constant attenuation)

2.5.2 Volume control

- 1 dB attenuator
- Max. gain 20 dB
- Max. attenuation 79 dB
- Soft-step gain control

2.5.3 **Bass control**

- 2nd order frequency response
- Center frequency programmable in 4 (5) steps
- DC gain programmable
- 7 x 2 dB stap:

2.5.4 Treble control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- 7 x 2 dB steps

2.5.5 Speaker control

4 independent speaker controls (1 dB steps control range 50 dB)

2.5.6 **Mute function**

- Direct mute
- Digitally controlled softmute with 4 programmable time constants



2.6 Audio processor electrical characteristics

Table 6. Audio processor electrical characteristics

 $(V_S = 9 V; T_{amb} = 25 °C; R_L = 10 k\Omega; all gains = 0 dB; f = 1 kHz; unless otherwise specified).$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Input selec	tor					1
R _{in}	Input resistance	all inputs except phone	70	100	130	KΩ
V _{CL}	Clipping level		2.2	2.6		VRMS
S _{IN}	Input separation		80	100		dB
G _{IN MIN}	Min. input gain		-1	0	1	dB
G _{IN MAX}	Max. input gain		13	14	15 C	, IB
G _{STEP}	Step resolution		1	2	3	dB
	DC Steps	Adjacent gain step	-5	0	+5	mV
V _{DC}	DC Steps	G _{MIN} to G _{MAX}	-5	D-9	+5	mV
Differentia	CD stereo input		27			
-	1	Differential	70	100	130	KΩ
Rin	Input resistance	Common mode	20	30	40	KΩ
	Common mode valention vatio	V _{CM} = 1 V _{RMS} @ (אליב	45	70		dB
CMRR	Common mode rejection ratio	V _{CM} = 1 V _{RMS} ्च .0 kHz	45	60		dB
en	Output noise @ speaker output	20 Hz to 20 kHz flat; all stages 0dB		9	15	μV
Differentia	phone input	5				
D		Differential	10	15	20	KΩ
R _{in}	Input resistance	Common mode	20	30	40	KΩ
CMRR	Common marin reliantion ratio	V _{CM} = 1 V _{RMS} @ 1 kHz	45	70		dB
CIVINN	Common mode rejection ratio	V _{CM} = 1 V _{RMS} @ 10 kHz	45	60		dB
Beep cont	o !					
V _{Ri} IS	Beep level		250	350	500	mV
f _{BMIN}	Lower beep frequency		570	600	630	Hz
f _{BMAX}	Higher beep frequency		1.15	1.2	1.25	KHz
Mixing con	trol					
		Source	-1	0	1	dB
	Mining Incol	Source	-5	-6	-7	dB
M _{LEVEL}	Mixing level	Source	-10	-12	-14	dB
		Beep/Phone	-1	0	1	dB
Volume co	ntrol	•		•	•	•
G _{MAX}	Max gain		19	20	21	dB
A _{MAX}	Max attenuation		-83	-79	-75	dB

 Table 6.
 Audio processor electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
A _{STEP}	Step resolution		0.5	1	1.5	dB
Ŀ	Attenuation act array	G = -20 to 20 dB	-1.25	0	1.25	dB
E _A	Attenuation set error	G = -60 to 20 dB	-4	0	3	dB
Ет	Tracking error				2	dB
M	DC stops	Adjacent attenuation steps	-3	0.1	3	mV
V _{DC}	DC steps	From 0 dB to GMIN	-7	0.5	+7	mV
LOudness	control					
A _{STEP}	Step resolution		0.5	1	1.5	c'B
A _{MAX}	Max. attenuation		-16	-15	-12	dB
f _{CMIN}	Lower center frequency		180	2.76	220	Hz
f _{CMAX}	Higher center frequency		360	400	440	Hz
Soft mute			\sim			
A _{MUTE}	Mute attenuation	30	60	100		dB
MOTE		T1		0.48	1	ms
	Delay time	T2		0.96	2	ms
Τ _D		Т3	20	40.4	60	ms
		T4	200	324	600	ms
V _{THlow}	Low threshold for SM pin ⁽¹⁾				1	V
V _{THhigh}	High threshold for SM pir.		2.5			V
R _{PU}	Internal pull-up resistor		70	100	130	KΩ
V _{PU}	Pull-up voltage			4.7		V
Soft step	0					
T _{SW}	Switch time		5	10	15	ms
Bass conti	±					
CHANGE	Control range		±13	±14	±15	dB
A _{STEP}	Step resolution		1	2	3	dB
0121		f _{C1}	54	60	66	Hz
		f _{C2}	63	70	77	Hz
f _C	Center frequency	f _{C3}	72	80	88	Hz
		f _{C4}	90	100 ⁽²⁾	110	Hz
		Q ₁	0.9	1	1.1	<u> </u>
		Q ₂	1.1	1.25	1.4	<u> </u>
Q _{BASS}	Quality factor	Q ₃	1.3	1.5	1.7	
		Q ₄	1.8	2	2.2	

Table 6. Audio processor electrical characteristics (continued)

 $(V_S = 9 V; T_{amb} = 25 °C; R_L = 10 k\Omega; all gains = 0 dB; f = 1 kHz; unless otherwise specified).$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
DCount	Roop DC goin	DC = off	-1	0	+1	dB
DCGAIN	Bass-DC-gain	DC = on	4	4.4	6	dB
Treble cont	trol					
C _{RANGE}	Control range		±13	±14	±15	dB
A _{STEP}	Step resolution		1	2	3	dB
		f _{C1}	8	10	12	KHz
fo	Contor fraguanau	f _{C2}	10	12.5	15	KHz
fc	Center frequency	f _{C3}	12	15	13	KHz
		fC4	14	17.5	21	KHz
Speaker at	tenuator			20		•
C _{RANGE}	Control range		5.3	-50	-47	dB
A _{STEP}	Step resolution		0.5	1	2	dB
A _{MUTE}	Output mute attenuation		80	90		dB
EE	Attenuation set error		-2		2	dB
V _{DC}	DC steps	- 5		0.1	5	mV
Audio outp	outs	09		•		•
V _{CLIP}	Clipping level		2.2	2.6		V _{RMS}
RL	Output load resistance	51	2			KΩ
CL	Output load capacitance				10	nF
R _{OUT}	Output Impedance			30	100	W
V _{DC}	DC voltage lavel		3.6	3.8	4.0	V
General						
	NO NO	BW = 20 Hz to 20 kHz		3	15	μV
eNO	Output noise	output muted		5	15	μv
OS S		all gain = 0 dB BW = 20 Hz to 20 kHz		6.5	15	μV
S/N	Signal to noise ratio	all gain = 0 dB flat; V_0 = 2 V_{RMS}		106		dB
3/IN	Signal to hoise fallo	bass treble at 12 dB; $V_0 = 2.6V_{RMS}$		100		dB
d	Distortion	V _{IN} = 1 V _{RMS} ; all stages 0 dB		0.002	0.1	%
u		V_{IN} = 1 V_{RMS} ; bass & treble = 12 dB		0.05	0.1	%
S _C	Channel separation left/right		80	100		dB
F	Total tracking error	A _V = 0 to -20 dB	-1	0	1	dB
E _T	Total tracking effor	A _V = -20 to -60 dB	-2	0	2	dB

1. The SM pin is active low (Mute = 0)

2. See description of audioprocessor part - bass & treble filter characteristics programming

1	2/4	18
---	-----	----

3 Description of the audio processor part

3.1 Programmable input matrix

The programmable input matrix of the TDA7461 offers several possibilities to adapt the audioprocessor to the desired application. In to the standard application we have:

- CD quasi differential
- Cassette stereo
- Phone differential
- AM mono
- Stereo decoder input.

The input matrix can be configured by only 2 bits: bits 3 and 4 of subaddress 0. Be sically the bit of subaddress 13 is fixed by the application and has to be programmed only once at the startup of the IC.

For many configurations the two bits are also fixed during one application (e.g. the standard application) and a change of the input source can be done by loacing the first three bits of subaddress 0.

In other configurations for some sources a program in g of bit 3 and 4 of subaddress 0 is necessary in addition to the three source selection bits. In every case only the subaddress 0 has to be changed to switch from one source to another.

The following picture shows the input and source programming flow:




Figure 3. Input configuration tree

1. In AMSTD configuration the AM mono signal is lead through the FM stereo decoder part to use its additional filters.



Annal Ni#		Pin nu	– Programming ⁽¹⁾			
Appl. N#	6	8	9	10	Program	iming ()
1	CD _{GND}	Phone _{GND}	Phone	AM _{MONO}	Startup	0/xxx11xxx
					Startup	0/xxxx1xxx
0	00	Dhaina		A.N.4	FM	0/xxx11100
2	CD _{GND}	Phone _{GND}	AMRIGHT	AM _{LEFT}	AM	0/xxx01011
					Phone	0/xxx11010
		Phone _{GND}			Startup	0/xxxx1xxx
0	00		Phone AM	AMSTD	FM	いんやご1100
3	CD _{GND}				AM	૨⁄x⊼x01100
					Phone	0/xxx11010
4	CDR _{GND}	CDL _{GND}	Phone	AMMON'S	Startup	0/xxxx0xxx
					Startup	0/xxxx0xxx
5	CDR _{GND}	CDL _{GND}	AMRIGHT	AL LEFT	FM	0/xxx10100
					AM	0/xxx00011
			5		Startup	0/xxxx0xxx
6			Phone	AN4	FM	0/xxx10100
6	CDR _{GND}	CDL _{GND}	Priorie	AM _{STD}	AM	0/xxx00100
	-	SI			Phone	0/xxx10010

 Table 7.
 Input and source programming

1. Syntax 0/xxx11100 me ins: SUBADDRESS = 0 - DATA BYTE = xxx11100 (x - don't care).

3.1.1 How to find the right input configuration

The best way to come to the desired configuration may be to go through the application tree from the top to the bottom while making the specific decisions.

This way will lead to one of the six possible applications. Then take the number of the application and go into the pinning table. Here you will find the special pinout as well as the special programming codes for selecting sources.


For example in Appl. 6 the TDA7461 has to be configured while startup with the data byte 0/xxxx0xxx.

To select the FM, AM or phone source the last five significant bits of subaddress 0 have to be changed, for any other source the last three bits are sufficient (see data byte specification).

3.1.2 Input stages

Most of the input circuits are the same as in previous ST audio processors with exception of the CD inputs (see *Figure 4*). In the meantime there are some CD players in the market having a significant high source impedance which affects strongly the common mode rejection of the normal differential input stage. The additional buffer of the CD input avoids this drawback and offers the full common mode rejection even with those CD players.

The TDA7461 can be configured with an additional input; if the AC coupling before the speaker stage is not used (bit 7 in subaddress 5 set to "1") ACINL and ACINR pins can be used as an additional stereo input.





3.1.3 AutoZero

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain stage would be transferred or even amplified to the output. To avoid that effect a special offset cancellation stage called AutoZero is implemented.

To avoid audible clicks the audioprocessor is muted before the loudness stage during this time. In some cases, for example if the μ P is executing a refresh cycle of the I²C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7461 could be switched in the "Auto Zero Remain" mode (Bit 6 of the subaddress byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment value remains.

3.2 Mux output

The MUX_L and MUX_R outputs can provide selectively the output of the input multiplexer (Speaker RF register, Byte 8, bit 6=1) or the output of the stereo decoder (Speaker RF register Byte 8 bit 6=0).

If bit D3 byte 10 (Stdec Register) is set to 1, then the stdec signal is automatically muted, when another source is selected at the input multiplexer.



If bit D3 byte 10 (Stdec Register) is set to 0, then the stdec signal will be always available at the Mux out pins, no matter which is the selected source.

The selection of the stereodecoder input, via a special procedure, is recommended.

- 1. Soft Mute or Mute the signal path
- 2. Temporary deselect the stereodec
- 3. Wait 100-200 ms to allow the stdec internal filters to settle
- 4. Select sterodec input (with automatic autozero)

This procedure guarantees an optimum offsetcancellation, avoiding big DC offsets due to the autozero circuitry, which otherwise could try to compensate the signal sourced at the MPX input instead of the stereodecoder intrinsic offset.

3.3 Mixing stage

This stage offers the possibility to mix the internal beep or the phone signal to any other source.


Due to the fact that the mixing stage is also located behind the In-Gain stage fine adjustments of the main source level can be done in this way.

3.3.1 Loudness

There are four parameters programmable in the loudness stage (see Figure 5, 6 and 7):

- Attenuation
- Center frequency
- Loudness Q
- Flat Mode: in this mode ine loudness stage works as a 0 15dB attenuator.

Figure 5.Loudness attenuation @ fc = 400 HzFigure 6.Loudness center frequency @(second order)Atten. = 15 dB (second order)









Figure 7. Loudness attenuation = 15 dB @ fc = 400 Hz

3.3.2 Softmute

The digitally controlled softmute stage allows muting/demuting the signal with a l^2C bus programmable slope. The mute process can either be activated by the softmute pin or by the l^2C bus. The slope is realized in a special S shaped curve to mute slow in the critical regions (see *Figure 8*). For timing purposes the Bit 3 of the l^2C bus output register is set to 1 from the start of muting until the end of demuting.




1. Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal.

3.3.3 Soft step volume

When volume level is changed often an audible click appears at the output. The root cause of those clicks could be either a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the Soft step feature both kinds of clicks could be reduced to a minimum and are no more audible (see *Figure 9*).



Figure 9. Soft step timing



1. For steps more than 1dB the soft step mode should be deactivated because it could generate a 1dB error during the blend-time.

3.3.4 Bass

There are three parameters programmable in the bass stage (see Figure 10, 11, 12, 13):

- Attenuation
- Center Frequency (60, 70, 80 and 100 Hz)
- Quality Factors (1, 1.25, 1.5 and 2)

3.3.5 DC mode

In this mode the DC gain is increased 5% 4 d5. In addition the programmed center frequency and quality factor is decreased by 25 % which can be used to reach alternative center frequencies or quality factors.

ete

3.3.6 Treble

There are two parameters programmable in the treble stage (see Figure 14, 15):

- Attenuation
- Cen er frequency (10, 12.5, 15 and 17.5 kHz).

3.3.7 Speaker attenuator

Due to practical aspects the steps in the speaker attenuator are not linear over the full range. At attenuations more than 24 dB the steps increase from 1.5 dB to 10 dB (please see data byte specification).






Figure 10. Bass control @ fc = 80 Hz, Q = 1

Figure 11. Bass center @ Gain = 14 dB, Q = 1

(1) In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100 Hz.



4 Stereo decoder part

4.1 Stereo decoder feature

- No external components necessary
- PLL with adjustment free fully integrated VCO •
- Automatic pilot dependent mono/stereo switching
- Very high suppression of intermodulation and interference
- Programmable roll-off compensation
- **Dedicated RDS Softmute**
- High cut and stereo blend characteristics programmable in a wide range
- Internal Noise blanker with threshold controls
- roducti Multipath detector with programmable internal/external influence
- I²C bus control of all necessary functions

Stereo decoder electrical characteristics 4.2

Table 8. Stereo decoder electrical characteristics

(V_S = 9 V; de-emphasis time constant = 50 μ s. V_{mirX} = 500 mV, 75 kHz deviation, f = 1 kHz. G_I = 6 dB, T_{amb} = 25 °C; unless otherwice specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{IN}	MPX input level	Input gain = 3.5 dB		0.5	1.25	VRMS
R _{in}	Input resistance		70	100	130	KΩ
G _{min}	Minimum input gain		1.5	3.5	4.5	dB
G _{max}	Max input ya'ı.		8.5	11	12.5	dB
G _{STEP}	Ste, resclution		1.75	2.5	3.25	dB
SVRR	Supply voltage ripple rejection	V _{ripple} = 100 mV, f = 1 kHz		55		dB
a	Max channel separation		30	50		dB
<u>,</u> ,,,,,,	Total harmonic distortion			0.02	0.3	%
$\frac{S+N}{N}$	Signal plus noise to noise ratio	S = 2 V _{rms}	80	91		dB
Mono/stereo s	witch		L	L		
V _{PTHST1}	Pilot threshold voltage	for Stereo, PTH = 1	10	15	25	mV
V _{PTHST0}	Pilot threshold voltage	for Stereo, PTH = 0	15	25	35	mV
V _{PTHMO1}	Pilot threshold voltage	for Mono, PTH = 1	7	12	17	mV
V _{PTHMO0}	Pilot threshold voltage for Stereo, PTH = 0		10	19	25	mV
PLL						
Δf/f	Capture range		0.5			%

 Table 8.
 Stereo decoder electrical characteristics (continued)

 $(V_S = 9 \text{ V}; \text{ de-emphasis time constant} = 50 \ \mu\text{s}, V_{MPX} = 500 \text{ mV}, 75 \text{ kHz deviation}, f = 1 \text{ kHz}.$ $G_I = 6 \text{ dB}, T_{amb} = 25 \ ^{\circ}\text{C}; \text{ unless otherwise specified})$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
De-emphasis	and high cut ⁽¹⁾					1
τHC50	De-emphasis time constant	Bit = 7, Subadr. 10 = 0 $V_{LEVEL} >> V_{HCH}$	25	50	75	μS
τHC75	De-emphasis time constant	Bit = 7, Subadr. 10 = 1 $V_{LEVEL} >> V_{HCH}$	50	75	100	μs
τHC50	High cut time constant	Bit = 7, Subadr. $10 = 0$ V _{LEVEL} >> V _{HCL}	100	150	200	μS
τHC75	High cut time constant	Bit = 7, Subadr. 10 = 1 $V_{LEVEL} >> V_{HCL}$	150	225	300	μs
Stereo blend a	and high cut-control			-0	0	
REF5V	Internal reference voltage		1.7		5.3	V
TC _{REF5V}	Temperature coefficient			3300		ppm
L _{Gmin}	Min. level gain		-1	0	+1	dB
L _{Gmax}	Max. level gain	-010	8	10	12	dB
L _{Gstep}	Level gain step resolution	203	0.3	0.67	1.0	dB
V _{SBLmin}	Min. voltage for mono	$\Box O^{\flat}$	29	33	37	%REF5
V _{SBLmax}	Max. voltage for mono		54	58	62	%REF5\
V _{SBLstep}	Step resolution		5.0	8.4	12	%REF5\
VHCH _{min}	Min.voltage for no high out		36	42	46	%REF5
VHCH _{max}	Max. voltage for no nigh cut		62	66	70	%REF5\
VHCH _{step}	Step rosolution		5	8.4	12	%REF5
VHCLmin	Min. Voltage for full high cut		13	17	21	%VHCF
VHC ^I -m _{IX}	Iviax. voltage for full high cut		29	33	37	%VHCF
Carrier and ha	irmonic suppression at the outp	ut				
α19	Pilot signal	f = 19 kHz	40	50		dB
α38	Sub carrier	f = 38 kHz	1	75		dB
α57	Sub carrier	f = 57 kHz		62		dB
α76	Sub carrier	f = 76 kHz		90		dB
Intermodulatio	on ⁽²⁾)					
α2	Rilat aignal	$f_{mod} = 10 \text{ kHz}$ $f_{spur} = 1 \text{ kHz};$		65		dB
α3	– Pilot signal	$f_{mod} = 13 \text{ kHz};$ $f_{spur} = 1 \text{ kHz};$		75		dB



Table 8. Stereo decoder electrical characteristics (continued)

(V_S = 9 V; de-emphasis time constant = 50 μ s, V_{MPX} = 500 mV, 75 kHz deviation, f = 1 kHz. G_I = 6 dB, T_{amb} = 25 °C; unless otherwise specified)

Symbol	Parameter	Parameter Test condition		Тур.	Max.	Unit			
Traffic radio ⁽³⁾									
α57	Signal	f = 57 kHz		70		dB			
SCA - Subsidia	SCA - Subsidiary communications authorization ⁽⁴⁾								
α67	Signal	f = 67 kHz		75		dB			
ACI - Adjacent	ACI - Adjacent channel interference ⁽⁵⁾								
α114	Signal	f = 114 kHz		95		C dr3			
α190	Signal	f = 190 kHz		84		dB			

1. By design/characterization but functionally guaranteed through dedicated test mode structure

2. Intermodulation Suppression: measured with: 91% pilot signal; fm = 10kHz or 13kHz.

Traffic radio (V.F.) suppression: measured with: 91 % stereo signal; 9 % pilot signal; fm= 1 k lz, 5% sub carrier (f = 57 kHz, fm = 23 Hz AM, m = 60 %)

4. SCA (subsidiary communications authorization) measured with: 81% mono signet; 3% pilot signal; fm = 1 kHz; 1 0% SCA sub carrier (fs = 6 7 kHz, unmodulated).

5. ACI (adjacent channel interference) measured with: 90% mono signal; 9% b.%C signal; fm = 1 kHz; 1% spurious signal (fs = 110 kHz or 186 kHz, unmodulated).



4.3 Noise blanker part

- internal 2nd order 140 kHz high pass filter
- programmable trigger threshold
- additional circuits for trigger adjustment (deviation, field-strength)
- very low offset current during hold time
- four selectable pulse suppression times

able 9.	Noise blanker elect						
Symbol Parameter		Test condition		Min.	Тур.	Max.	Unit
			NBT = 111		30		mV _O
			NBT = 110		35	.19	m / ₀
			NBT = 101		40	C	mV _C
V _{TR}	Trigger threshold ^{(1), (2)}	meas. with V _{PEAK} = 0.9V	NBT = 100		⊿5		m۷ _C
¥ IR	ngger threshold a set	meas. With $v_{\text{PEAK}} = 0.3 v$	NBT = 011	S	0(:		m۷ _C
			NBT = 010		55		m۷ _C
			NBT = 061	0	60		m۷ _C
			NET = 200		65		m۷ _C
			1 ICT = 00		260		m۷ _C
	Noise Controlled Trigger Threshold ⁽³⁾	meas with Varue 5V	NCT = 01		220		m۷ _C
		meas. with V _{PEAK} - 1.5V	NCT = 10		180		m۷ _C
		.(5)	NCT = 11		140		m۷ _C
		۱ _{MFX} = ՇmV		0.5	0.9	1.3	V
V _{RECT}	Rectifier Voltage	V _{MPX} = 50mV; f = 150KHz		1.5	1.7	2.1	V
	0100	V _{MPX} = 100mV; f = 150KHz		2.2	2.5	2.9	V
			OVD = 11	0.5	0.9(off)	1.3	m۷ _C
V .	ວະກ່ອນon dependent ⁽⁴⁾	means. with V _{MPX} = 800mV	OVD = 10	0.9	1.2	1.5	m۷ _C
VRECT DEV	roctifier voltage	(75KHz dev.)	OVD = 01	1.7	2.0	2.3	m۷ _C
5			OVD = 00	2.5	2.8	3.1	m۷ _C
-		means. with	FSC = 11	0.5	0.9(off)	1.3	V
VRECT FS	Fieldstrength controlled ⁽⁵⁾	$V_{MPX} = 0mV$	FSC = 10	1.0	1.3	1.6	V
VREULES	rectifier voltage	V _{LEVEL} << V _{SBL}	FSC = 01	1.5	1.8	2.1	V
		(fully mono)	FSC = 00	2.0	2.3	2.6	V

Table 9. Noise blanker electrical characteristics

1. All thresholds are measured using a pulse with T_R = 2 $\mu s,\,T_{HIGH}$ = 2 μs and T_F = 10 $\mu s.$

2. NBT represents the Noise blanker-Byte bits D2; D0 for the noise blanker trigger threshold


3. NAT represents the Noise blanker-Byte bit pair D4,D3 for the noise controlled trigger adjustment


4. OVD represents the Noise blanker-Byte bit pair D7,D6 for the over deviation detector


5. FSC represents the Fieldstrength-Byte bit pair D1,D0 for the fieldstrength control



















Figure 19. Fieldstrength controlled trigger adjustment

Multipath detector 4.4

- Internal 19 kHz bandpass filter
- Programmable bandpass and rectifier gain
- Two pin solution fully independent usable for external programming
- Selectable internal influence on Stereo direct


Table 10. Multipath detector electrical characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
f _{CMP}	Center frequency of multipath- bandpass	stereo decoder locked on pilot tone		19		KHz
	00	bits D_2 , D_1 configuration byte = 00		6		dB
G	Bandp.₁ss gain	bits D_2 , D_1 configuration byte = 01		16		dB
G _{BPMP}		bits D_2 , D_1 configuration byte = 10		12		dB
10		bits D_2 , D_1 configuration byte = 11		18		dB
CO.		bits D_7 , D_6 configuration byte = 00		7.6		dB
RECTMP	Rectifier gain	bits D_7 , D_6 configuration byte = 01		4.6		dB
		bits D_7 , D_6 configuration byte = 10		0		dB
Існмр	Rectifier charge current			1		μA
IDISMP	Rectifier discharge current			1.5		mA



4.5 Description of stereo decoder

The stereo decoder part of the TDA7461 (see *Figure 20*) contains all functions necessary to demodulate the MPX signal like pilot tone dependent mono/stereo switching as well as "stereo blend" and "high cut" functions. Adaptations like programmable input gain, roll-off compensation, selectable de-emphasis time constant and a programmable fieldstrength input allow to use different IF devices.





4.5.1 Stereo decoder mute

The TDA7461 has a fast and easy to control RDS mute function which is a combination of the audioprocessor spinnute and the high-ohmic mute of the stereo decoder. If the stereo decoder is selected and a softmute command is sent (or activated through the SM pin) the stereo decoder will be set automatically to the high-ohmic mute condition after the audio signal bas been soft muted.

Hence a checking of alternate frequencies could be performed. To release the system from the mute condition simply the unmute command must be sent: the stereo decoder is unmuted immediately and the audioprocessor is softly unmuted. *Figure 21* shows the output signal V_0 as well as the internal stereo decoder mute signal. This influence of Softmute on the stereo decoder mute can be switched off by setting bit 3 of the Softmute byte to "0". A stereo decoder mute command (bit 0, stereo decoder byte set to "1") will set the stereo decoder in any case independently to the high-ohmic mute state.

If any other source than the stereo decoder is selected the decoder remains muted and the MPX pin is connected to Vref to avoid any discharge of the coupling capacitor through leakage currents.

4.5.2 Input stages

The In gain stage allows to adjust the MPX signal to a magnitude of about 1Vrms internally which is the recommended value. The 4th order input filter has a corner frequency of 80 kHz and is used to attenuate spikes and noise and acts as an anti aliasing filter for the following switch capacitor filters.

4.5.3 **Demodulator**

In the demodulator block the left and the right channel are separated from the MPX signal. In this stage also the 19 kHz pilot tone is cancelled. For reaching a high channel separation the TDA7461 offers an I²C bus programmable roll off adjustment which is able to compensate the lowpass behavior of the tuner section.

If the tuner attenuation at 38 kHz is in a range from 20.2 % to 31 % the TDA7461 needs no external network before the MPX pin. Within this range an adjustment to obtain at least 40 dB channel separation is possible. The bits for this adjustment are located together with the fieldstrength adjustment in one byte. This gives the possibility to perform an optimization step during the production of the carradio where the channel separation and the fieldstrength control are trimmed.




Figure 21. Signals during stereo decoder's soft mute

4.5.4 De-emphacis and high cut

The lo vcass filter for the de-emphasis allows to choose between a time constant of 50 µs and 75 us (bit D7, Stereo decoder byte).

The high cut control range will be in both cases t_{HC} = 2 * t_{Deemp}. Inside the high cut control range (between VHCH and VHCL) the LEVEL signal is converted into a 5 bit word which controls the lowpass time constant between t_{Deemp} ...3 × t_{Deemp} .

There by the resolution will remain always 5 bits independently of the absolute voltage range between the VHCH and VHCL values. The high cut function can be switched off by I²C bus (bit D7, Fieldstrength byte set to "0").

4.5.5 PLL and pilot tone detector

The PLL has the task to lock on the 19 kHz pilotone during a stereo transmission to allow a correct demodulation. The included detector enables the demodulation if the pilot tone reaches the selected pilottone threshold VPTHST. Two different thresholds are available. The detector output (signal stereo, see block diagram) can be checked by reading the status byte of the TDA7461 via I²C bus.



4.5.6 Fieldstrength control


The fieldstrength input is used to control the high cut and the stereo blend function. In addition the signal can be also used to control the noise blanker thresholds.

4.5.7 Level input and gain

To suppress undesired high frequency modulation on the high cut and stereo blend function the LEVEL signal is lowpass filtered firstly. The filter is a combination of a 1st order RC lowpass at 53 kHz (working as anti-aliasing filter) and a 1storder switched capacitor lowpass at 2.2 kHz. The second stage is a programmable gain stage to adapt the LEVEL signal internally to different IF.

The gain is widely programmable in 16 steps from 0 dB to 10 dB (step = 0.67 dB). These 4 bits are located together with the Roll-Off bits in the "Stereo decoder Adjustment" hypero simplify a possible adaptation during the production of the carradio.





4.5.8 Stere blend control

The stereo blend control block converts the internal LEVEL voltage (LEVEL INTERN) into an demodulator compatible analog signal which is used to control the channel separation between 0dB and the maximum separation. Internally this control range has a fixed upper limit which is the internal reference voltage REF5V. The lower limit can be programmed to be 33%, 42%, 50% or 58% of REF5V (see *Figure 23*).

To adjust the external LEVEL voltage to the internal range two values must be defined: the LEVEL gain L_G and VSBL. To adjust the voltage where the full channel separation is reached (VST) the LEVEL gain LG has to be defined. The following equation can be used to estimate the gain:

L_G = REF5V Field strength voltage[STEREO]


The gain can be programmed through 4 bits in the "Stereo decoder-Adjustment" byte.

The MONO voltage VMO (0 dB channel separation) can be chosen selecting 33, 42, 50 or 58 % of REF5V.

All necessary internal reference voltages like REF5V are derived from a band gap circuit. Therefore they have a temperature coefficient near zero. This is useful if the fieldstrength signal is also temperature compensated.


But most IF devices apply a LEVEL voltage with a TC of 3300 ppm. The TDA7461 offers this TC for the reference voltages, too. The TC is selectable with bit D7 of the "stereo decoder adjustment" byte.


Figure 23. Relation between internal and external LEVEL voltage and setup of Stereo blend



4.5.9 High cut control

The high cut control setup is similar to the steried blend control setup: the starting point VHCH can be set with 2 bits to be 42, 50, 56 cr 66% of REF5V whereas the range can be set to be 17 or 33% of VHCH (see *Figure* 24).





4.6

FUnctional description of the noise blanker

In the automotive environment the MPX signal is disturbed by spikes produced by the ignition and for example the wiper motor. The aim of the noise blanker part is to cancel the audible influence of the spikes. Therefore the output of the stereo decoder is held at the actual voltage for 40 μ s.

In a first stage the spikes must be detected but to avoid a wrong triggering on high frequency (white) noise a complex trigger control is implemented. Behind the trigger stage a pulse former generates the "blanking" pulse. To avoid any crosstalk to the signal path the noise blanker is supplied by his own biasing circuit.



4.6.1 Trigger path

The incoming MPX signal is highpass filtered, amplified and rectified. This second order highpass-filter has a corner frequency of 140 kHz. The rectified signal, RECT, is lowpass filtered to generate a signal called PEAK. Also noise with a frequency 140 kHz increases the PEAK voltage. The PEAK voltage is fed to a threshold generator, which adds to the PEAK voltage a DC dependent threshold VTH. Both signals, RECT and PEAK+VTH are fed to a comparator which triggers a re-triggerable monoflop. The monoflop's output activates the sample-and-hold circuits in the signalpath for 40 µs.

The block diagram of the noiseblanker is given in Figure 25.

4.6.2 Automatic noise controlled threshold adjustment (ATC)

There are mainly two independent possibilities for programming the trigger threshold

the low threshold in 8 steps (bits D0 to D2 of the noiseblanker byte)

the noise adjusted threshold in 4 steps (bits D3 and D4 of the noiseblanirer byte, see fig. 18).

The low threshold is active in combination with a good MPX signal without any noise; the PEAK voltage is less than 1V. The sensitivity in this operation is high.

If the MPX signal is noisy the PEAK voltage increases Jue to the higher noise, which is also rectified. With increasing of the PEAK voltage the ingger threshold increases, too. This particular gain is programmable in 4 steps (see Figure 17).




Figure 25. Block diagram of the noiseblankert

4.6.3 Automatic threshold control

Besides the noise controlled threshold adjustment there is an additional possibility for influencing the trigger threshold. It is depending on the stereo blend control.

The point where the MPX signal starts to become noisy is fixed by the RF part. Therefore also the starting point of the normal noise-controlled trigger adjustment is fixed (*Figure 19*). In some cases the behavior of the noise blanker can be improved by increasing the threshold even in a region of higher fieldstrength. Sometimes a wrong triggering occurs for the MPX signal often shows distortion in this range which can be avoided even if using a low threshold.

Because of the overlap of this range and the range of the stereo/mono transition it can be controlled by stereo blend. This threshold increase is programmable in 3 steps or switched off with bits D0 and D1 of the fieldstrength control byte.

4.6.4 Over deviation detector

If the system is tuned to stations with a high deviation the noise blanker can trigger on the higher frequencies of the modulation. To avoid this wrong behavior, which causes noise in the output signal, the noise blanker offers a deviation dependent threshold adjustment. By rectifying the MPX signal a further signal representing the actual deviation is obtained. It is used to increase the PEAK voltage. Offset and gain of this circuit are programmable in 3 steps with the bits D6 and D7 of the stereo decoder byte (the first step turns off the detector, see *Figure 18*).

4.7 Functional description of the multipath detector

Using the internal detector the audible effects of a multipath condition can be minimized. A multipath condition is detected by rectifying the 19 kHz spectrum in the fieldstrength signal.


Selecting the "internal influence" in the configuration byte, the channel separation is automatically reduced during a multipath condition according to the voltage appearing at the MPOUT pin.

To obtain a optimal performance an adaptaticn is necessary. Therefore the gain of the 19 kHz bandpass is programmable in four stops as well as the rectifier gain. The attack and decay times can be set by the external capacitor value.

4.8 Test mode

During the test nucle which can be activated by setting bit D0 of the testing byte and bit D5 of the subaddress byte to "1" several internal signals are available at the CASSR pin. During this mode invite input resistance of 100 k Ω is disconnected from the pin. The internal signals available are shown in the software specification.

Figure 26. Block diagram of the multipath detector



57




Figure 27. Application example 1


5 I²C bus interface description

5.1 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip address byte (the LSB bit determines read/ write transmission)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)

Figure 29. Interface protocol diagram



,50

S = Start ACK = Acknowledge AZ = AutoZero-Remain T = Testing I = Auto increment P = Stop Max. clock speed: 500 kbits/s

The transmitted data is a nomatically updated after each ACK.

Transmission car us repeated without new chip address.

5.2 Auto increment

It but I in the subaddress byte is set to "1", the auto increment of the subaddress is enabled.

Table 11. Transmitted data (send mode)

MSB							LSB
Х	Х	Х	Х	ST	SM	Х	Х

SM = Soft mute activated

ST = Stereo

X = Not used



MSB						LSB	FUNCTION		
х	AZ	Т	I	A3	A2	A1	A 0	FUNCTION	
				0	0	0	0	Input selector	
				0	0	0	1	Loudness / Auto-Zero	
				0	0	1	0	Volume	
				0	0	1	1	Softmute / Beep	
				0	1	0	0	Bass / Treble Attenuator	
				0	1	0	1	Bass / Treble Configuration	
				0	1	1	0	Speaker attenuator LF	
				0	1	1	1	Speaker attenuator L'1	
				1	0	0	0	Speaker attentiator Fir	
				1	0	0	1	Speaker attenuator RR / Blank time adjust	
				1	0	1	0	Siereo decoder	
				1	0	1		Noise blanker	
				1	1	υ	D o	Fieldstrength Control	
				1	1	0	1	Configuration	
				1		1	0	Stereo decoder Adjustment	
					1	1	1	Testing	

Table 12. Subaddress (receive mode)

T = Testmode

I = Auto increase

AZ = At to Zero Remain

.

X = not used



6 Data byte specification

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Source selector
					0	0	0	CD
					0	0	1	Cassette
					0	1	0	Phone
					0	1	1	AM
					1	0	0	Stereo Decoder
					1	0	1	Input FM
					1	1	0	Mute
					1	1	1	AC inputs
								CE m Ja ?
				0				CD Full-differential
				1			S'	CD Quasi-diff
						0		AM/FM mode
			1		0	G	1	AM mono
			0		U) 1	1	AM stereo
			0		1	0	0	AM through Stereo decoder
			1		1	0	0	FM- Stereo decoder
				5				In-gain
0	0	0	\sim					14 dB
0	0	1						12 dB
:	: 6							:
1	51	0						2 dB
1	1	1						0 dB

Table 13. Input selector



MSB								-	
D7	D6	D5	D4	D3	D2	D1	D0	Function	
								Attenuation	
				0	0	0	0	0 dB	
				0	0	0	1	-1 dB	
				:	:	:	:	:	
				1	1	1	0	-14 dB	
				1	1	1	1	-15 dB	
								Filter	
			0					on	
			1					off (flat)	
								Center frequency	
		0						200 Hz	
		1						400 Hz	
								Lou iness Q	
	0						x (Low (1 ^s t order)	
	1						0	normal (2 nd order)	
1						cC		must be "1"	

Table 14. L	oudness
-------------	---------

Note: The attenuation is specified at high frequencities. Around the center frequency the value is different depending on the programmed attenuation (see Loudness frequency response).

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
				0	0 0 1 1	0 1 0 1	0	Mute Enable Softmute Disable Softmute Mute time =0.48 ms Mute time =0.96 ms Mute time =40.4 ms Mute time =324 ms Stereo decoder softmute influence = off Stereo decoder softmute influence = on
			0 1					Beep Bc∋p ^F rcquency = 600 Hz Bee⊾ Frequency = 1.2 kHz
0 0 1 1	0 1 0 1	0 1		5	0	50	et	Mix-Source = Beep Mix-Source = Phone Full Mix Signal Source -12 dB + Mix-Signal -2.5 dB Source -6 dB + Mix-Signal -6 dB Full Source

Table 15. Mute, Beep and Mixing

Note: for more information on the Stereo decoder-Softmute-Influence please refer to the stereo decoder description.



MSB							LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function		
								Gain/Attenuation		
	0	0	0	0	0	0	0	+32 dB		
	0	0	0	0	0	0	1	+31 dB		
	:	:	:	:	:	:	:	:		
	0	0	0	1	1	0	0	+20 dB		
	0	0	0	1	1	0	1	+19 dB		
	0	0	0	1	1	1	0	+18 dB		
	:	:	:	:	:	:	:	:		
	0	0	1	1	1	1	1	+1 dB		
	0	1	0	0	0	0	0	0 dB		
	0	1	0	0	0	0	1	- 1 dB		
	:	:	:	:	:	:	:			
	1	1	0	1	1	1	0	-78 43		
	1	1	0	1	1	1	1	-79 1B		
							X	Soft step		
0								Soft step volume = off		
1						cC		Soft step volume = on		
					·					

Table 16. Volume

Note: It is not recommended to use a gain mole than 20dB for system performance reason. In general, the max. gain should be limited by software to the maximum value, which is needed for the system.



MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Treble steps
				0	0	0	0	-14 dB
				0	0	0	1	-12 dB
				:	:	:	:	:
				0	1	1	0	-2 dB
				0	1	1	1	0 dB
				1	1	1	1	0 dB
				1	1	1	0	+2 dB
				:	:	:	:	
				1	0	0	1	+12 dB
				1	0	0	0	+14 dB
								Bass steps
0	0	0	0					-1-(dF)
0	0	0	1					-12 l'B
:	:	:	:				X	6
0	1	1	0				6	-2 dB
0	1	1	1			cC		0 dB
1	1	1	1			5		0 dB
1	1	1	0					+2 dB
:	:	:	:	- 1				:
1	0	0	1					+12 dB
1	0	0	<u> </u>	2				+14 dB

Table 17. Bass and treble attenuation

For example 12dB T: ble and -8dB Bass give the following data byte: 0 0 1 1 1 0 0 1.



	0. 0	uoo un			onarao	lensuc		1
MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Treble
						0	0	Center Frequency = 10 kHz
						0	1	Center Frequency = 12.5 kHz
						1	0	Center Frequency = 15 kHz
						1	1	Center Frequency = 17.5 kHz
								Bass
				0	0			Center Frequency = 60 Hz
				0	1			Center Frequency = 70 Hz
				1	0			Center Frequency = 80 Hz
				1	1			Center Frequency = 100 Hz
		1	1	1	1			Center Freque: cy = 150 Hz
		0	0					Quality factor - 1
		0	1					QLalit/notor = 1.25
		1	0					Quality factor = 1.5
		1	1				A.	Cuality factor = 2
	0						6	DC-Gain = 0 dB
	1					GC		$DC-Gain = \pm 4.4 dB$
						D		AC Coupling ⁽¹⁾
0					U)	[For External Connection
1								Internally Connection

Table 18. Bass and treble filter characteristics

1. For deeper information see applied tic n examples *Figure 27* and *28*.

For example Treble cente: 1.9c, uency = 15kHz, Bass center frequency = 100Hz, Bass Q = 1 and DC = 0dB give the following DA: 4 3Y TE: 1 0 0 0 1 1 1 0

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Attenuation
		0	0	0	0	0	0	0 dB
		0	0	0	0	0	1	-1 dB
		:	:	:	:	:	:	:
		0	1	0	1	1	1	-23 dB
		0	1	1	0	0	0	-24.5 dB
		0	1	1	0	0	1	-26 dB
		0	1	1	0	1	0	-28 dB
		0	1	1	0	1	1	-30 dB
		0	1	1	1	0	0	-32 dB
		0	1	1	1	0	1	-28 dB -30 dB -32 dB -35 dB -40 dB
		0	1	1	1	1	0	-40 dB
		0	1	1	1	1	1	-50 dB
		1						Speaker 1 ute
1	1							N'ut o e "1" (except RF, RR speaker; s
								l beicw)
							0	Blank Time adj. (subaddress speaker
0	0					5	P	RR)
0	1							38 μs
1	0							25.5 μs
1	1		1					32 μs
1	I			3				22 μs
								Output selector for pins 15 and 16.
								subaddress speaker RF)
	0							Stereo decoder output selected
je								Input multiplexer output selected

 Table 19.
 Speaker attenuation (LF, LR, RF, RR)



MSB							LSB	Function	
D7	D6	D5	D4	D3	D2	D1	D0	Function	
							0	STD unmuted	
							1	STD muted	
					0	0		IN-Gain 11 dB	
					0	1		IN-Gain 8.5 dB	
					1	0		IN-Gain 6 dB	
					1	1		IN-Gain 3.5 dB	
				1				Stereo decoder Unmuted with Stdeo Input selected and automatically Muted at the selection of any other source.	
				0				Stereo decoder Urn utoa whichever is the selected source.	
		1 0	1					Forsed ners Moi o/stereo switch automatically	
	0 1						e	Pilot threshold high Pilot threshold low	
0						S) <u> </u>	De-emphasis 50 μs	
1						D		De-emphasis 75 μs	

Table 20. Stereo decoder



	ble 2 ISB	1. N	oise bl	anker				LSB	
I	D7	D6	D5	D.1	D3	D2	D1	D0	Function
			20			0	0	0	Low threshold 65 mV
		- • C				0	0	1	Low threshold 60 mV
		2				0	1	0	Low threshold 55 mV
						0	1	1	Low threshold 50 mV
						1	0	0	Low threshold 45 mV
						1	0	1	Low threshold 40 mV
						1	1	0	Low threshold 35 mV
						1	1	1	Low threshold 30 mV
				0	0				Noise controlled threshold 320 m
				0	1				Noise controlled threshold 260 m
				1	0				Noise controlled threshold 200 m
				1	1				Noise controlled threshold 140 m
			0						Noise blanker off
			1						Noise blanker on
	0	0							Over deviation adjust 2.8 V
	0	1							Over deviation adjust 2.0 V
	1	0							Over deviation adjust 1.2 V
	1	1							Over deviation detector off

MSB							LSB	Function	
D7	D6	D5	D4	D3	D2	D1	D0		
						0	0	Noise blanker Field strength Adj 2.3 V	
						0	1	Noise blanker Field strength Adj 1.8 V	
						1	0	Noise blanker Field strength Adj 1.3 V	
						1	1	Noise blanker Field strength Adj Off	
				0	0			VSBL at 33 % REF 5 V	
				0	1			VSBL at 42 % REF 5 V	
				1	0			VSBL at 50 % REF 5 V	
				1	1			VSBL at 58 % REF 5 V	
		0	0					VHCH at 42 % REF 5 V	
		0	1					VHCH at 50 % REF 5 V	
		1	0					VHCH at 58 % ₽Er⁻ 5 V	
		1	1					VHCH at 66 % FEF 5 V	
	1							VHCL a' 17 % VHCH	
	0							VHLL at 33 % VHCH	
0							X	High cut OFF	
1							6	High cut ON	
Table 2	Table 23. Configuration								

Field strength control Table 22.



	MSB		<u> </u>			O		LSB	Function
	D7	D6	D5	D4	D3	D2	D1	D0	Function
					5				Noise rectifier discharge resistor
				\sim			0	0	R = infinite
			ΔO				0	1	R = 56 kΩ
			\mathbf{O}				1	0	R = 33 kΩ
							1	1	R =18 kΩ
									Multipath detector bandpass gain
	×C				0	0			6 dB
16	l)				0	1			16 dB
cO^{\prime}					1	0			12 dB
obsole					1	1			18 dB
()									Multipath detector internal
									influence
				0					On
				1					Off
			1						Mute be "1"
									Multipath detector reflection gain
	0	0							Gain = 7.6 dB
	0	1							Gain = 4.6 dB
	1	0							Gain = 0 dB
	1	1							Off



57

MSB				aujus			LSB	_
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Roll-off compensation
					0	0	0	not allowed
					0	0	1	20.2%
					0	1	0	21.9%
					:	:	:	:
					1	0	0	25.5%
					:	:	:	:
					1	1	1	31.0%
								Level gain
	0	0	0	0				0dB
	0	0	0	1				0.66 dB
	0	0	1	0				1.33 dB
	:	:	:	:				
	1	1	1	1				10 a.3
								Temperature compensation at level
							6	input
0						C		TC = 0
1						7		TC = 16.7 mV/K (3300 ppm)
~	210	9917	ctl	3)				
×0`								

Table 24. Stereo decoder adjustment

44/48

MSB							LSB	
D7	D6	D5	D4	D3	D2	D1	D0	Function
							0 1	Stereo decoder test signals OFF Test signals enabled if bit D5 of the subaddress (test mode bit) is set to "1", too
						0 1		External Clock Internal Clock
		0 0 0 0 0 0 0 1 1 1 1 1 1 1	0 0 0 1 1 1 1 1 0 0 0 0 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	50	et	Test signals at CASS_R VHCCH Level intern Pilot magnitu Je VCOCCN: V DO Control Voltage Pilot threshold i: OLDN MB threshold F228 VHCCL VSBL not used not used PEAK not used REF5V not used
20	0 1							VCO Off On
0								Audio processor test mode Only if bit D5 of the subaddress (test mode bit) is set to "1" Off

Table 25. Testing

Note: This byte is used for testing or evaluation purposes only and must not be set to other values than the default "11111110" in the application!




57

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

 $ECOPACK^{
end{tabular}{B}}$ is an ST trademark.





8 Revision history

Table 26.Document revision history

	Date	Revision	Changes
	20-Oct-2003	6	Initial release.
	13-Jan-2009	7	Document reformatted. Document status changed from datasheet to "not for new design". Removed all refences to DIP28 package. Added <i>Table 1: Device summary on page 1.</i> Updated <i>Section 7: Package information on page 46.</i>
obsole	tepro	ducil	Updated Section 7: Package Information on page 46.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia. ie: (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser ices doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 1.9, is is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licer seigrant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained to the trian the trian trian.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRCD JC S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP SATY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability, or ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

48/48

