Product data sheet

1. General description

The ISP1102A Universal Serial Bus (USB) transceiver is fully compliant with Ref. 1 "Universal Serial Bus Specification Rev. 2.0". The ISP1102A can transmit and receive USB data at full-speed (12 Mbit/s).

The transceiver allows USB Application-Specific Integrated Circuits (ASICs) and Programmable Logic Devices (PLDs) with power supply voltages from 1.65 V to 3.6 V to interface with the physical layer of the USB. The transceiver has an integrated 5 V-to-3.3 V voltage regulator for direct powering through USB supply line V_{BUS} . The transceiver has an integrated voltage detector to detect the presence of the V_{BUS} voltage ($V_{CC(5V0)}$). When $V_{CC(5V0)}$ or VREG3V3 is lost, the DP and DM pins can be shared with other serial protocols.

The transceiver is a bidirectional differential interface and is available in HBCC16 package.

The transceiver is ideal for use in portable electronic devices, such as mobile phones, digital still cameras, Personal Digital Assistants (PDAs) and Information Appliances (IAs).

2. Features

- Complies with Ref. 1 "Universal Serial Bus Specification Rev. 2.0"
- Supports data transfer at full-speed (12 Mbit/s)
- Integrated 5 V-to-3.3 V voltage regulator to power through USB line V_{BUS}
- V_{BUS} voltage presence indication on pin VBUSDET
- VP and VM pins function in bidirectional mode, allowing pin count saving for the ASIC interface
- Used as USB device transceiver or USB host transceiver
- Stable RCV output during Single-Ended Zero (SE0) condition
- Two single-ended receivers with hysteresis
- Low-power operation
- Supports I/O voltage range from 1.65 V to 3.6 V
- ±12 kV ElectroStatic Discharge (ESD) protection at the DP, DM, V_{CC(5V0)} and GND pins
- Full industrial operating temperature range from –40 °C to +85 °C
- Available in HBCC16 lead-free and halogen-free package



Applications


- Portable electronic devices, such as:
 - Mobile phone
 - Digital still camera
 - Personal Digital Assistant (PDA)
 - ◆ Information Appliance (IA)

Ordering information

Table 1. **Ordering information**


Commercial product code	Package description	Packing	Minimum sellable quantity
ISP1102AWTS	HBCC16; 16 terminals; body $3 \times 3 \times 0.65$ mm	7 inch tape and reel non-dry pack	1400 pieces
ISP1102AWTM	HBCC16; 16 terminals; body $3 \times 3 \times 0.65$ mm	13 inch tape and reel non-dry pack	6000 pieces

Block diagram 5.



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Table 2.	Fill description		
Symbol[1]	Pin	Type[2]	Description
OE_N	1	I	input for output enable (CMOS level with respect to $V_{CC(IO)}$, active LOW); enables the transceiver to transmit data on the USB bus
			input pad; push pull; CMOS
RCV	2	0	differential data receiver output (CMOS level with respect to $V_{CC(IO)}$); driven LOW when input SUSPEND is HIGH; the output state of RCV is preserved and stable during an SE0 condition
			output pad; push pull; 4 mA output drive; CMOS
VP/VPO	3	I/O	single-ended DP receiver output VP (CMOS level with respect to $V_{CC(IO)}$); for external detection of SE0, error conditions, speed of connected device; this pin also acts as drive data input VPO; see <u>Table 3</u> and <u>Table 4</u>
			bidirectional pad; push-pull input; 3-state output; 4 mA output drive; CMOS
VM/VMO	4	I/O	single-ended DM receiver output VM (CMOS level with respect to $V_{CC(IO)}$); for external detection of SE0, error conditions, speed of connected device; this pin also acts as drive data input VMO; see <u>Table 3</u> and <u>Table 4</u>
			bidirectional pad; push-pull input; 3-state output; 4 mA output drive; CMOS
SUSPEND	5	I	suspend input (CMOS level with respect to $V_{\text{CC(IO)}}$); a HIGH level enables low-power state while the USB bus is inactive and drives output RCV to a LOW level
			input pad; push pull; CMOS
n.c.	6	-	not connected

SP1102A_3 © ST-ERICSSON 2009. All rights reserved.



Table 2. Pin description ...continued

Symbol ^[1]	Pin	Type ^[2]	Description
$V_{CC(IO)}$	7	-	supply voltage for digital I/O pins (1.65 V to 3.6 V); when $V_{CC(IO)}$ is not connected, the DP and DM pins are in 3-state; this supply pin is totally independent of $V_{CC(5V0)}$ and VREG3V3 and must never exceed the VREG3V3 voltage
VBUSDET	8	0	V_{BUS} indicator output (CMOS level with respect to $V_{CC(IO)}$)
			 When V_{BUS} > 4.1 V, then VBUSDET = HIGH
			 When V_{BUS} < 3.6 V, then VBUSDET = LOW
			 When SUSPEND = HIGH, then the VBUSDET function is invalid
			Connect a 1 $\mu\text{F-to-10}$ μF decoupling capacitor (4.7 μF capacitor is used on the ISP1102 evaluation board)
			output pad; push pull; 4 mA output drive; CMOS
DM	9	AI/O	negative USB data bus connection (analog, differential)
DP	10	AI/O	positive USB data bus connection (analog, differential)
n.c.	11	-	not connected
n.c.	12	-	not connected
VREG3V3	13	-	internal regulator option: regulated supply voltage output (3.0 V to 3.6 V) during 5 V operation; a decoupling capacitor of at least 0.1 μ F is required
			regulator bypass option: used as a supply voltage input (3.3 V \pm 10 %) for 3.3 V operation
V _{CC(5V0)}	14	-	internal regulator option: supply voltage input (4.0 V to 5.5 V); can directly be connected to USB line V_{BUS}
			regulator bypass option: connect to VREG3V3
VPU3V3	15	-	pull-up supply voltage (3.3 V \pm 10 %); connect an external 1.5 $k\Omega$ resistor on DP (full-speed)
			This pin function is controlled by the SOFTCON input:
			SOFTCON = LOW — VPU3V3 floating (high-Z); ensures zero pull-up current
			SOFTCON = HIGH — VPU3V3 = 3.3 V; internally connected to VREG3V3
SOFTCON	16	I	software controlled USB connection input; a HIGH level applies 3.3 V to pin VPU3V3, which is connected to an external 1.5 k Ω pull-up resistor; this allows USB connect or disconnect signaling to be controlled by software
			input pad; push pull; CMOS
GND	exposed die pad	-	ground supply; down bonded to the exposed die pad (heat sink); to be connected to the PCB ground

^[1] Symbol names with an underscore N (for example, OE_N) indicate active LOW signals.

^[2] I = input; O = output; I/O = digital input/output; AI/O = analog input/output.



7. Functional description

7.1 Function selection

Table 3. Function selection

SUSPEND	OE_N	DP, DM	RCV	VP/VPO	VM/VMO	Function
LOW	LOW	driving or receiving	active	VPO input	VMO input	normal driving (differential receiver active)
LOW	HIGH	receiving[1]	active	VP output	VM output	receiving
HIGH	LOW	driving	inactive[2]	VPO input	VMO input	driving during suspend (differential receiver inactive)
HIGH	HIGH	high-Z[1]	inactive[2]	VP output	VM output	low-power state

^[1] Signal levels on the DP and DM pins are determined by other USB devices and external pull-up or pull-down resistors.

7.2 Operating functions

Table 4. Driving function using differential input data interface (pin OE_N = LOW)

VM/VMO	VP/VPO	Data
LOW	LOW	SE0
LOW	HIGH	differential logic 1
HIGH	LOW	differential logic 0
HIGH	HIGH	illegal state

Table 5. Receiving function (pin OE_N = HIGH)

DP, DM	RCV	VP/VPO	VM/VMO
Differential logic 0	LOW	LOW	HIGH
Differential logic 1	HIGH	HIGH	LOW
SE0	RCV*[1]	LOW	LOW

^[1] RCV* denotes the signal level on output RCV just before the SE0 state occurs. This level is stable during the SE0 period.

7.3 Power supply configurations

The ISP1102A can be used with various power supply configurations, which can be changed dynamically. Table 7 provides an overview of the power supply configurations.

Normal mode — $V_{CC(IO)}$ is connected. $V_{CC(5V0)}$ is connected only, or $V_{CC(5V0)}$ and VREG3V3 are connected.

For the 5 V operation, $V_{CC(5V0)}$ is connected to a 5 V source (4.0 V to 5.5 V). The internal voltage regulator then produces 3.3 V for USB connections.

For the 3.3 V operation, both $V_{CC(5V0)}$ and VREG3V3 are connected to a 3.3 V source (3.0 V to 3.6 V).

 $V_{\text{CC(IO)}}$ is independently connected to a voltage source (1.65 V to 3.6 V), depending on the supply voltage of the external circuit.

ISP1102A_3

© ST-ERICSSON 2009. All rights reserved.

^[2] In suspend mode (SUSPEND = HIGH), the differential receiver is inactive and output RCV is always LOW. The resume signaling is detected through single-ended receivers VP/VPO and VM/VMO.

Sharing mode — $V_{CC(IO)}$ is connected only, $V_{CC(5V0)}$ is < 3.6 V, and VREG3V3 is < 2.4 V. In this mode, the DP and DM pins are 3-stated and the ISP1102A allows external signals of up to 3.6 V to share the DP and DM lines. The internal circuits of the ISP1102A ensure that virtually no current (maximum 10 µA) is drawn through the DP and DM lines. The power consumption through pin V_{CC(IO)} drops to the low-power (suspended) state level.

Pins VBUSDET and RCV are driven to LOW to indicate this mode. The VBUSDET function is ignored during suspend mode of the ISP1102A.

Some hysteresis is built into the detection of VREG3V3 lost.

Remark: Sharing mode is not possible in the regulator bypass option.

Table 6. Pin states in sharing modes

Pin	Sharing mode
V _{CC(5V0)}	< 3.6 V
VREG3V3	< 2.4 V
V _{CC(IO)}	1.65 V to 3.6 V input
VPU3V3	high-Z (off)
DP, DM	high-Z
VP/VPO, VM/VMO[1]	LOW
RCV	LOW
VBUSDET	LOW
OE_N, SUSPEND, SOFTCON	high-Z

^[1] VP/VPO and VM/VMO are bidirectional pins.

Table 7. Power supply configuration overview

V _{CC(5V0)}	V _{CC(IO)}	Configuration	Special characteristics
Connected	connected	normal mode	-
< 3.6 V	connected	sharing mode	DP, DM and VPU3V3: high-Z
			VP/VPO and VM/VMO: driven LOW
			RCV: driven LOW
			VBUSDET: driven LOW

Product data sheet

7.4 Power supply input options

The ISP1102A has two power supply input options.

Internal regulator — Pin $V_{CC(5V0)}$ is connected to 4.0 V to 5.5 V. The internal regulator is used to supply the internal circuitry with 3.3 V (nominal). The VREG3V3 pin becomes a 3.3 V output reference.

Regulator bypass — Pins $V_{CC(5V0)}$ and VREG3V3 are connected to the same supply. The internal regulator is bypassed and the internal circuitry is supplied directly from pin VREG3V3. The voltage range is 3.0 V to 3.6 V to comply with <u>Ref. 1 "Universal Serial Bus Specification Rev. 2.0"</u>.

The supply voltage range for each input option is specified in Table 8.


Table 8. Power supply input options

Input option	V _{CC(5V0)}	VREG3V3	V _{CC(IO)}
Internal regulator	supply input for internal regulator (4.0 V to 5.5 V)	voltage reference output (3.3 V, 300 μA)	supply input for digital I/O pins (1.65 V to 3.6 V)
Regulator bypass	connected to VREG3V3 with maximum voltage drop of 0.3 V (2.7 V to 3.6 V)	supply input (3.0 V to 3.6 V)	supply input for digital I/O pins (1.65 V to 3.6 V)

ElectroStatic Discharge (ESD)

8.1 ESD protection

For the HBCC package, the pins that are connected to the USB connector (DP, DM, $V_{CC(5V0)}$ and GND) have a minimum of ± 12 kV ESD protection. The ± 12 kV measurement is limited by the test equipment. Capacitors of 4.7 μF connected from VREG3V3 to GND and $V_{CC(5V0)}$ to GND are required to achieve this ± 12 kV ESD protection (see Figure 3).



8.2 ESD test conditions

A detailed report on test set up and results is available on request.

Product data sheet

9 of 21

Limiting values

Table 9. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(5V0)}	supply voltage (5.0 V)		-0.5	+6.0	V
V _{CC(IO)}	IO supply voltage		-0.5	+4.6	V
VI	input voltage		-0.5	$V_{CC(IO)} + 0.5 V$	V
I _{lu}	latch-up current	$V_I = -1.8 \text{ V to } +5.4 \text{ V}$	-	100	mA
V _{esd}	electrostatic discharge voltage	pins DP, DM, $V_{CC(5V0)}$ and GND; $I_{LI} < 3~\mu\text{A}$	[1][2] -12000	+12000	V
		all other pins; I_{LI} < 1 μ A	<u>[2]</u> –2000	+2000	V
T _{stg}	storage temperature		-40	+125	°C

^[1] Testing equipment limits measurement to only ±12 kV. Capacitors needed on V_{CC(5V0)} and VREG3V3 (see Section 8).

10. Recommended operating conditions

Table 10. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC(5V0)}	supply voltage (5.0 V)		4.0	5.0	5.5	V
$V_{CC(IO)}$	IO supply voltage		1.65	-	3.6	V
V_{I}	input voltage		0	-	$V_{CC(IO)}$	V
V _{IA(I/O)}	input voltage on analog I/O pins	on pins DP and DM	0	-	3.6	V
Tj	junction temperature		-40	-	+125	°C
T _{amb}	ambient temperature		-40	-	+85	°C

11. Static characteristics

Table 11. Static characteristics: supply pins

 $V_{\text{CC}(5V0)} = 4.0 \text{ V to } 5.5 \text{ V or } V_{\text{(VREG3V3)}} = 3.0 \text{ V to } 3.6 \text{ V}; V_{\text{CC(IO)}} = 1.65 \text{ V to } 3.6 \text{ V}; V_{\text{GND}} = 0 \text{ V}; \text{ see } \frac{\text{Table 8}}{\text{100 Mpc}} \text{ for valid voltage}$ level combinations; $T_{amb} = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _(VREG3V3)	voltage on pin VREG3V3	internal regulator option; $I_{load} \leq 300~\mu\text{A}$	[1][2]	3.0	3.3	3.6	V
I _{CC}	supply current	transmitting and receiving at 12 Mbit/s; C _L = 50 pF on pins DP and DM	[3]	-	4	8	mA
I _{CC(IO)}	supply current on pin $V_{\text{CC(IO)}}$	transmitting and receiving at 12 Mbit/s	[3]	-	1	2	mA
I _{CC(idle)}	idle and SE0 supply current	idle: $V_{DP} > 2.7 \text{ V}$, $V_{DM} < 0.3 \text{ V}$; SE0: $V_{DP} < 0.3 \text{ V}$, $V_{DM} < 0.3 \text{ V}$	[4]	-	-	300	μА
I _{CC(IO)static}	static supply current on pin $V_{\text{CC(IO)}}$	idle, SE0 or suspend		-	-	20	μА
I _{CC(susp)}	suspend supply current	SUSPEND = HIGH	<u>[4]</u>	-	-	20	μΑ

Rev. 03 — 28 September 2009

Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor (Human Body Model).



Table 11. Static characteristics: supply pins ...continued

 $V_{CC(5VO)} = 4.0 \text{ V to } 5.5 \text{ V or } V_{(VREG3V3)} = 3.0 \text{ V to } 3.6 \text{ V}; V_{CC(IO)} = 1.65 \text{ V to } 3.6 \text{ V}; V_{GND} = 0 \text{ V}; \text{ see } \frac{\text{Table 8}}{\text{Indicates the Normal States of Control of$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{CC(IO)sharing}	sharing mode supply current on pin $V_{\text{CC(IO)}}$	V _{CC(5V0)} < 3.6 V	-	-	20	μΑ
I _{load(sharing)DM}	sharing mode load current on pin DM	$V_{CC(5V0)}$ < 3.6 V; SOFTCON = LOW; V_{DM} = 3.6 V	-	-	10	μΑ
I _{load(sharing)DP}	sharing mode load current on pin DP	$V_{CC(5V0)}$ < 3.6 V; SOFTCON = LOW; V_{DP} = 3.6 V	-	-	10	μΑ
V _{CC(5V0)th}	supply voltage detection	$1.65~V \leq V_{CC(IO)} \leq 3.6~V$				
	threshold (5.0 V)	supply lost	-	-	3.6	V
		supply present	4.1	-	-	V
V _{CC(5V0)hys}	supply voltage detection hysteresis (5.0 V)	V _{CC(IO)} = 1.8 V	-	70	-	mV
$V_{CC(IO)th}$	supply voltage detection	$V_{(VREG3V3)} = 2.7 \text{ V to } 3.6 \text{ V}$				
	threshold on pin $V_{CC(IO)}$	supply lost	-	-	0.5	V
		supply present	1.4	-	-	V
$V_{CC(IO)hys}$	supply voltage detection hysteresis on pin $V_{\text{CC(IO)}}$	$V_{(VREG3V3)} = 3.3 \text{ V}$	-	0.45	-	V
$V_{REG(3V3)th}$	regulated supply voltage detection threshold (3.3 V)	$\begin{array}{l} 1.65 \; V \leq V_{CC(IO)} \leq V_{(VREG3V3)}; \\ 2.7 \; V \leq V_{(VREG3V3)} \leq 3.6 \; V \end{array}$				
		supply lost	-	-	0.8	V
		supply present	<u>[5]</u> 2.4	-	-	V
V _{REG(3V3)hys}	regulated supply voltage detection hysteresis (3.3 V)	V _{CC(IO)} = 1.8 V	-	0.45	-	V

^[1] I_{load} includes the pull-up resistor current through pin VPU3V3.

Table 12. Static characteristics: digital pins

 $V_{CC(IO)} = 1.65 \text{ V to } 3.6 \text{ V}$; $V_{GND} = 0 \text{ V}$; $T_{amb} = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC(IO)} = 1.0	65 V to 3.6 V					
Input levels						
V _{IL}	LOW-level input voltage		-	-	$0.3V_{CC(IO)}$	V
V_{IH}	HIGH-level input voltage		0.6V _{CC(IO)}	-	-	V
Output leve	ls					
V _{OL}	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		$I_{OL} = 2 \text{ mA}$	-	-	0.4	V
V_{OH}	HIGH-level output voltage	$I_{OH} = 100 \mu A$	$V_{CC(IO)} - 0.15 \text{ V}$	-	-	V
		$I_{OH} = 2 \text{ mA}$	$V_{CC(IO)} - 0.4 \text{ V}$	-	-	V

SP1102A_3 © ST-ERICSSON 2009. All rights reserved.

^[2] The minimum voltage is 2.7 V in suspend mode.

^[3] Maximum value characterized only, not tested in production.

^[4] Excluding any load current and VPU3V3 or V_{SW} source current to the 1.5 kΩ and 15 kΩ pull-up and pull-down resistors (200 μA typ.).

^[5] When $V_{CC(IO)}$ < 2.7 V, the minimum value for $V_{REG(3V3)th}$ = 2.0 V for supply present condition.



 Table 12.
 Static characteristics: digital pins ...continued

 $V_{CC(IO)} = 1.65 \text{ V to } 3.6 \text{ V; } V_{GND} = 0 \text{ V; } T_{amb} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C; unless otherwise specified.}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Capacitano	ce					
C _{in}	input capacitance	pin to GND	-	-	10	pF
Example 1	: $V_{CC(IO)}$ = 1.8 V \pm 0.15 V					
Input levels						
V_{IL}	LOW-level input voltage		-	-	0.5	V
V_{IH}	HIGH-level input voltage		1.2	-	-	V
Output leve	els					
V _{OL}	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		$I_{OL} = 2 \text{ mA}$	-	-	0.4	V
V _{OH}	HIGH-level output voltage	$I_{OH} = 100 \mu A$	1.5	-	-	V
		$I_{OH} = 2 \text{ mA}$	1.25	-	-	V
Leakage cu	ırrent					
I _{LI}	input leakage current		<u>[1]</u> –1	-	+1	μА
Example 2	: $V_{CC(IO)}$ = 2.5 V \pm 0.2 V					
Input levels	<u> </u>					
V _{IL}	LOW-level input voltage		-	-	0.7	V
V _{IH}	HIGH-level input voltage		1.7	-	-	V
Output leve	els					
V _{OL}	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		$I_{OL} = 2 \text{ mA}$	-	-	0.4	V
V _{OH}	HIGH-level output voltage	$I_{OH} = 100 \mu A$	2.15	-	-	V
		$I_{OH} = 2 \text{ mA}$	1.9	-	-	V
Leakage cu	ırrent					
I _{LI}	input leakage current		<u>[1]</u> –5	-	+5	μΑ
Example 3	: $V_{CC(IO)}$ = 3.3 V \pm 0.3 V					
Input levels						
V_{IL}	LOW-level input voltage		-	-	0.9	V
V _{IH}	HIGH-level input voltage		2.15	-	-	V
Output leve	els					
V _{OL}	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		$I_{OL} = 2 \text{ mA}$	-	-	0.4	V
V _{OH}	HIGH-level output voltage	$I_{OH} = 100 \ \mu A$	2.85	-	-	V
		$I_{OH} = 2 \text{ mA}$	2.6	-	-	V
Leakage cu	urrent					
I _{LI}	input leakage current		<u>[1]</u> _5	-	+5	μΑ

^[1] If $V_{CC(IO)} \ge V_{(VREG3V3)}$, then the leakage current will be higher than the specified value.

ISP1102A_3 © ST-ERICSSON 2009. All rights reserved.

Downloaded from Arrow.com.



Table 13. Static characteristics: analog I/O pins DP and DM

 $V_{\text{CC}(5V0)} = 4.0 \text{ V}$ to 5.5 V or $V_{\text{(VREG3V3)}} = 3.0 \text{ V}$ to 3.6 V; $V_{\text{GND}} = 0 \text{ V}$; $T_{\text{amb}} = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$; unless otherwise specified.

00(010)	(VILOSVS)						
Symbol	Parameter	Conditions	ı	Min	Тур	Max	Unit
Input levels							
Differential re	ceiver						
V_{DI}	differential input sensitivity	$ V_{DP} - V_{DM} $		0.2	-	-	V
V_{CM}	differential common mode voltage	includes V _{DI} range	(0.8	-	2.5	V
Single-ended	receiver						
V_{IL}	LOW-level input voltage			-	-	0.8	V
V_{IH}	HIGH-level input voltage		2	2.0	-	-	V
V _{hys}	hysteresis voltage			0.4	-	0.7	V
Output levels	5						
V_{OL}	LOW-level output voltage	R_L = 1.5 k Ω to 3.6 V		-	-	0.3	V
V_{OH}	HIGH-level output voltage	R_L = 15 k Ω to GND	[1]	2.8	-	3.6	V
Leakage cur	rent						
I_{LZ}	off-state leakage current			–1	-	+1	μΑ
Capacitance							
C _{in}	input capacitance	pin to GND		-	-	20	pF
Resistance							
Z_{DRV}	driver output impedance	steady-state drive	[2]	34	39	44	Ω
Z_{INP}	input impedance			10	-	-	$M\Omega$
$R_{sw(VPU3V3)} \\$	switch-on resistance on pin VPU3V3			-	-	10	Ω
Termination							
V_{TERM}	termination voltage	for upstream port pull-up (R _{PU})	[3][4]	3.0	-	3.6	V

^[1] $V_{OH(min)} = V_{(VREG3V3)} - 0.2 V.$

12. Dynamic characteristics

Table 14. Dynamic characteristics: analog I/O pins DP and DM

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Driver chara	octeristics					
t _{FR}	rise time	$C_L = 50 \text{ pF to } 125 \text{ pF}; 10 \% \text{ to}$ 90 % of $ V_{OH} - V_{OL} $; see <u>Figure 4</u>	4	-	20	ns
t _{FF}	fall time	$C_L = 50 \text{ pF to } 125 \text{ pF; } 90 \text{ % to}$ 10 % of $ V_{OH} - V_{OL} $; see <u>Figure 4</u>	4	-	20	ns
FRFM	differential rise time/fall time matching	excluding the first transition from Idle state	90	-	111.1	%

SP1102A_3 © ST-ERICSSON 2009. All rights reserver

^[2] Includes external resistors of 33 Ω \pm 1 % on both pins DP and DM.

^{3]} This voltage is available at pins VREG3V3 and VPU3V3.

^[4] The minimum voltage is 2.7 V in suspend mode.



Table 14. Dynamic characteristics: analog I/O pins DP and DM ...continued


 $V_{CC(5V0)} = 4.0 \text{ V to } 5.5 \text{ V or } V_{(VREG3V3)} = 3.0 \text{ V to } 3.6 \text{ V; } V_{CC(IO)} = 1.65 \text{ V to } 3.6 \text{ V; } V_{GND} = 0 \text{ V; see } \frac{Table \ 8}{2} \text{ for valid voltage level combinations; } T_{amb} = -40 \text{ °C to } +85 \text{ °C; unless otherwise specified.}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CRS}	output signal crossover voltage	excluding the first transition from idle state; see Figure 5	1.3	-	2.0	V
Driver timing	g					
t _{PLH(drv)}	driver propagation delay (LOW to HIGH)	VPO, VMO to DP, DM; see Figure 5 and Figure 8	-	-	18	ns
t _{PHL(drv)}	driver propagation delay (HIGH to LOW)	VPO, VMO to DP, DM; see Figure 5 and Figure 8	-	-	18	ns
t _{PHZ}	driver disable delay from HIGH level	OE_N to DP, DM; see Figure 6 and Figure 9	-	-	15	ns
t _{PLZ}	driver disable delay from LOW level	OE_N to DP, DM; see Figure 6 and Figure 9	-	-	15	ns
t _{PZH}	driver enable delay to HIGH level	OE_N to DP, DM; see Figure 6 and Figure 9	-	-	15	ns
t _{PZL}	driver enable delay to LOW level	OE_N to DP, DM; see Figure 6 and Figure 9	-	-	15	ns
Receiver tim	nings					
Differential re	eceiver					
t _{PLH(rcv)}	receiver propagation delay (LOW to HIGH)	DP, DM to RCV; see Figure 7 and Figure 10	-	-	15	ns
t _{PHL(rcv)}	receiver propagation delay (HIGH to LOW)	DP, DM to RCV; see Figure 7 and Figure 10	-	-	15	ns
Single-ended	l receiver					
t _{PLH(se)}	single-ended propagation delay (LOW to HIGH)	DP, DM to VP/VPO, VM/VMO; see Figure 7 and Figure 10	-	-	18	ns
t _{PHL(se)}	single-ended propagation delay (HIGH to LOW)	DP, DM to VP/VPO, VM/VMO; see Figure 7 and Figure 10	-	-	18	ns


^[1] Characterized only, not tested. Limits guaranteed by design.


ISP1102A_3 © ST-ERICSSON 2009. All rights reserved.






13. Test information







Product data sheet



14. Package outline




Fig 11. Package outline SOT639-2 (HBCC16)

IEC

JEDEC

MO-217

VERSION

SOT639-2

Product data sheet

ISP1102A_3 © ST-ERICSSON 2009. All rights reserved.

JEITA

01-11-13

03-03-12

PROJECTION

 $\frac{1}{2}$

15. Abbreviations

Table 15. Abbreviations

Acronym	Description
ASIC	Application-Specific Integrated Circuit
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
SE0	Single-Ended Zero
USB	Universal Serial Bus

16. References

- [1] Universal Serial Bus Specification Rev. 2.0
- [2] Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM) (JESD22-A114D)

17. Revision history

Table 16. Revision history

Release date	Data sheet status	Change notice	Supersedes
20090928	Product data sheet	-	ISP1102A_2
 Rebranded to the ST-Eric 	csson template.		
 Section 4 "Ordering information 	mation": updated.		
 Removed packing inform 	ation.		
 Removed soldering information 	mation.		
20090119	Product data sheet	-	ISP1102A_1
20070215	Product data sheet	-	-
	20090928 Rebranded to the ST-Erice Section 4 "Ordering informetes Removed packing informetes Removed soldering informetes 20090119	20090928 Product data sheet Rebranded to the ST-Ericsson template. Section 4 "Ordering information": updated. Removed packing information. Removed soldering information. Product data sheet	Product data sheet Rebranded to the ST-Ericsson template. Section 4 "Ordering information": updated. Removed packing information. Removed soldering information. Product data sheet -





18. Tables

Table 1.	Ordering information
Table 2.	Pin description
Table 3.	Function selection5
Table 4.	Driving function using differential input data
	interface (pin OE_N = LOW)5
Table 5.	Receiving function (pin OE_N = HIGH)5
Table 6.	Pin states in sharing modes 6
Table 7.	Power supply configuration overview6
Table 8.	Power supply input options
Table 9.	Limiting values
Table 10.	Recommended operating conditions 9
Table 11.	Static characteristics: supply pins9
Table 12.	Static characteristics: digital pins
Table 13.	Static characteristics: analog I/O pins DP and
	DM
Table 14.	Dynamic characteristics: analog I/O pins DP and
	DM12
Table 15.	Abbreviations
Table 16.	Revision history17

© ST-ERICSSON 2009. All rights reserved.

Product data sheet





19. Figures

Fig 1.	Block diagram2
Fig 2.	Pin configuration HBCC16 (top view)3
Fig 3.	Human body ESD test model8
Fig 4.	Rise time and fall time
Fig 5.	Timing of VPO and VMO to DP and DM 14
Fig 6.	Timing of OE_N to DP and DM
Fig 7.	Timing of DP and DM to RCV, VP/VPO and
	VM/VMO
Fig 8.	Load on pins DP and DM15
Fig 9.	Load on pins DP and DM for enable time and
	disable time
Fig 10.	Load on pins VM/VMO, VP/VPO and RCV 15
Fig 11.	Package outline SOT639-2 (HBCC16) 16

© ST-ERICSSON 2009. All rights reserved. Rev. 03 — 28 September 2009

Product data sheet





20. Contents

1	General description
2	Features
3	Applications
4	Ordering information
5	Block diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 5
7.1	Function selection 5
7.2	Operating functions 5
7.3	Power supply configurations 5
7.4	Power supply input options
8	ElectroStatic Discharge (ESD) 8
8.1	ESD protection 8
8.2	ESD test conditions 8
9	Limiting values 9
10	Recommended operating conditions 9
11	Static characteristics 9
12	Dynamic characteristics 12
13	Test information
14	Package outline
15	Abbreviations
16	References
17	Revision history
18	Tables
19	Figures
20	Contents
4 U	Contents

© ST-ERICSSON 2009. All rights reserved.

Product data sheet





Please Read Carefully:

The contents of this document are subject to change without prior notice. ST-Ericsson makes no representation or warranty of any nature whatsoever (neither expressed nor implied) with respect to the matters addressed in this document, including but not limited to warranties of merchantability or fitness for a particular purpose, interpretability or interoperability or, against infringement of third party intellectual property rights, and in no event shall ST-Ericsson be liable to any party for any direct, incidental and or consequential damages and or loss whatsoever (including but not limited to monetary losses or loss of data), that might arise from the use of this document or the information in it.

ST-Ericsson and the ST-Ericsson logo are trademarks of the ST-Ericsson group of companies or used under a license from STMicroelectronics NV or Telefonaktiebolaget LM Ericsson.

All other names are the property of their respective owners.

© ST-Ericsson, 2009 - All rights reserved

Contact information at www.stericsson.com under Contacts

www.stericsson.com

ISP1102A_3 © ST-ERICSSON 2009. All rights reserved.