

# L6740L


# Hybrid controller (4+1) for AMD SVID and PVID processors

### Features

- Hybrid controller: compatible with PVI and SVI CPUs
- Dual controller: 2 to 4 scalable phases for CPU CORE, 1 phase for NB
- Dual-edge asynchronous architecture with LTB Technology<sup>tm</sup>
- PSI management to increase efficiency in light-load conditions
- Dual over-current protection: Average and per-phase
- Load indicator (CORE section)
- Logic level support for LVDDRIII
- Voltage positioning
- Dual remote sense
- Adjustable independent reference offset
- Feedback disconnection protection
- Programmable OV protection
- Oscillator internally fixed at 150 kHz externally adjustable
- LSLess startup to manage pre-biased output
- Flexible driver support
- HTQFP48 package

# Applications

- Hybrid high-current VRM, VRD for desktop, server, workstation, IPC CPUs supporting PVI and SVI interface
- High-density DC / DC converters



# Description

L6740L is a hybrid CPU power supply controller compatible with both parallel (PVI) and serial (SVI) protocols for AMD processors.

The device embeds two independent control loops for the CPU core and the integrated NB, each one with its own set of protections. L6740L is able to work in single-plane mode, addressing only the CORE section, according to the parallel DAC codification. When in dual-plane mode, it is compatible with the AMD SVI specification addressing the CPU and NB voltages according to the SVI bus commands.

The dual-edge asynchronous architecture is optimized by LTB Technology<sup>tm</sup> allowing fast loadtransient response minimizing the output capacitor and reducing the total BOM cost.

PSI management allows the device to selectively turn-off phases when the CPU is in low-power states increasing the over-all efficiency.

Fast protection against load over current is provided for both the sections. Furthermore, feedback disconnection protection prevents from damaging the load in case of disconnections in the system board.

Order codes	Package	Packaging	
L6740L	HTQFP48	Tube	
L6740LTR	HTQFP48	Tape and reel	

#### Table 1.Device summary

September 2008
----------------

# Contents

1	Typical application circuit and block diagram				
	1.1	Application circuit	4		
	1.2	Block diagram	. 7		
2	Pins description and connection diagrams				
	2.1	Pin descriptions	. 8		
	2.2	Thermal data	. 12		
3	Elec	rical specifications	. 13		
	3.1	Absolute maximum ratings	. 13		
	3.2	Electrical characteristics	13		
4	Devi	ce description and operation	. 15		
5	Hyb	id CPU support and CPU_TYPE detection	. 16		
	5.1	PVI - parallel interface	. 16		
	5.2	PVI start-up			
	5.3	SVI - serial interface			
	5.4	SVI start-up			
		5.4.1 Set VID command	. 18		
		5.4.2 PWROK de-assertion	. 21		
		5.4.3 PSI_L and efficiency optimization at light-load			
		5.4.4 HiZ management			
		5.4.5 Hardware jumper override - V_FIX	. 22		
6	Outp	ut voltage positioning	23		
	6.1	CORE section - phase # programming 24			
	6.2	CORE section - current reading and current sharing loop			
	6.3	CORE section - load-line and load-indicator (optional) 2			
	6.4	CORE section - offset (optional) 26			
	6.5	NB section - current reading 26			
	6.6	NB section - load-line and load-indicator (optional)			
	6.7	NB section - offset (optional)	. 27		



	6.8 NB section - maximum duty-cycle limitation				
	6.9	On-the-fly VID transitions	28		
	6.10	Soft-start	30		
		6.10.1 LS-Less start-up	30		
7	Outpu	It voltage monitoring and protections	31		
	7.1	Programmable overvoltage	31		
	7.2	Feedback disconnection	32		
	7.3	PWRGOOD	33		
	7.4	Over-current	33		
		7.4.1 CORE section	33		
		7.4.2 NB section	34		
8	Main	oscillator	36		
9	Syste	m control loop compensation	37		
	9.1	Compensation network guidelines	38		
10	LTB T	Technology™			
11	Layou	It guidelines	41		
	11.1	Power components and connections	41		
	11.2	Small signal components and connections	41		
12	TQFP	QFP48 mechanical data and package dimensions			
13	Revision history				





57

# **1** Typical application circuit and block diagram

# 1.1 Application circuit

#### Figure 1. Typical 4+1 application circuit





#### Figure 2. Typical 3+1 application circuit

57





Figure 3. Typical 2+1 application circuit

57

# 1.2 Block diagram


#### Figure 4. Block diagram



57

L6740L

# 2 Pins description and connection diagrams



#### Figure 5. Pins connection (top view)

# 2.1 Pin descriptions

Pi	n#	Name	Function
-	1	VCC	Device power supply. Operative voltage is 12V $\pm$ 15%. Filter with 1µF MLCC to SGND.
2	2	SGND	All the internal references are referred to this pin. Connect to the PCB signal ground.
3		COMP	Error amplifier output. Connect with an $\rm R_F$ - $\rm C_F$ to FB. The CORE section or the device cannot be disabled by grounding this pin.
4	Core section	FB	Error amplifier inverting input. Connect with a resistor $R_{FB}$ to VSEN and with an $R_F$ - $C_F$ to COMP. Offset current programmed by OS is sunk through this pin.
5	Core s	DROOP	A current proportional to the total current read is sourced from this pin according to the current reading gain. Short to FB to implement droop function, if not used, short to SGND.
6		VSEN	Output voltage monitor. It manages OVP and UVP protections and PWRGOOD. Connect to the positive side of the load for remote sensing. See <i>Section 7</i> for details.

#### Table 2.Pin description

Pin#		Name	Function
7		FBG	Remote ground sense. Connect to the negative side of the load for remote sensing. See <i>Section 9</i> for proper layout of this connection.
8	Core section	OS	Offset programming pin. Internally set to 1.24 V. Connecting a $R_{OS}$ resistor to SGND allows to set a current that is mirrored into FB pin in order to program a positive offset according to the selected $R_{FB}$ . Short to SGND to disable the function. See <i>Section 6.4</i> for details.
9		LTB	LTB Technology <sup>TM</sup> input pin. Connect through an R <sub>LTB</sub> - C <sub>LTB</sub> network to the regulated voltage (CORE section) to detect load transient. See <i>Section 10</i> for details.
10		OVP / V_FIX	OVP. Overvoltage programming pin. Internally pulled-up to 3.3 V by 11 $\mu$ A. Connect to SGND through a R <sub>OVP</sub> resistor and filter with 10 nF (typ) to set a fixed voltage according to the R <sub>OVP</sub> resistor. If floating it will program 3.3 V threshold. See <i>Section 7</i> for details. V_FIX - Hardware override. Short to SGND to enter VFIX mode (WARNING: this condition overrides any code programmed on the VIDx lines). In this case, the device will use SVI inputs as static VIDs and OVP threshold will be set to 1.8 V. See <i>Section 5.4.5</i> for details.
11	Core section	$ \begin{array}{c c} & LTB \ Technology^{TM} \ gain \ pin. \\ Connect \ to \ SGND \ through \ a \ resistor \ R_{LTBGAIN} \ to \ program \ the \ LTB \ Gain. \ See \ Section \ 10 \ for \ details. \end{array} $	
12		PSI_L	Power saving indicator (SVI mode). Open-drain input/output pin. See <i>Section 5.4.3</i> for details.
13		CS1+	Channel 1 current sense positive Input. Connect through an R-C filter to the phase-side of the channel 1 inductor. See <i>Section 9</i> for proper layout of this connection.
14		CS1-	Channel 1 current sense negative input. Connect through a R <sub>G</sub> resistor to the output-side of the channel inductor. See <i>Section 9</i> for proper layout of this connection.
15	ion	CS2+	Channel 2 current sense positive input. Connect through an R-C filter to the phase-side of the channel 2 inductor. See <i>Section 9</i> for proper layout of this connection.
16	Core section	CS2-	Channel 2 current sense negative input. Connect through a R <sub>G</sub> resistor to the output-side of the channel inductor. See <i>Section 9</i> for proper layout of this connection.
17		CS3+	Channel 3 current sense positive input. Connect through an R-C filter to the phase-side of the channel 3 inductor. When working at 2 phase, directly connect to $V_{out\_CORE}$ . See <i>Section 9</i> for proper layout of this connection.
18		CS3-	Channel 3 current sense negative input. Connect through a $R_G$ resistor to the output-side of the channel inductor. When working at 2 phase, connect through $R_G$ to CS3+. See <i>Section 9</i> for proper layout of this connection.

Table 2.	Pin description	(continued)
----------	-----------------	-------------



Pin#		Name	Function
19	c	CS4+	Channel 4 current sense positive input. Connect through an R-C filter to the phase-side of the channel 4 inductor. When working at 2 or 3 phase, directly connect to $V_{out\_CORE}$ . See <i>Section 9</i> for proper layout of this connection.
20	Core section	CS4-	Channel 4 current sense negative input. Connect through a $R_G$ resistor to the output-side of the channel inductor. When working at 2 or 3 phase, connect through $R_G$ to CS4+. See <i>Section 9</i> for proper layout of this connection.
21		OC_PHASE	Per-phase over-current (CORE section). Internally set to 1.24 V, connecting to SGND with a resistor $R_{OC_TH}$ it programs the OC threshold per-phase. See <i>Section 7.4.1</i> for details.
2	22	NC	Not internally connected.
23	NB section	NB_ISEN	NB current sense pin. Used for NB voltage positioning and NB_OCP. Connect through a resistor R <sub>ISEN</sub> to the relative LS Drain. See <i>Section 7.4</i> for details.
2	24	NC	Not internally connected.
25, 26	PVI interface	VID4, VID5	Voltage IDentification pins. Internally pulled-low by 10 $\mu$ A, they are used to program the output voltage. Used only in PVI-mode, ignored when in SVI-mode. See <i>Section 5</i> for details.
2	27	OSC / FLT	<i>OSC</i> : It allows programming the switching frequency $F_{SW}$ of both sections. Switching frequency can be increased according to the resistor $R_{OSC}$ connected from the pin to. SGND with a gain of 6.8 kHz/µA (see <i>Section 8</i> for details). If floating, the switching frequency is 150 kHz per phase. <i>FLT</i> : The pin is forced high (3.3 V) in case of an OV / UV fault. To recover from this condition, cycle VCC or the EN pin. See <i>Section 7</i> for details.
28	Core section	OC_AVG / LI	Average over-current and load indicator pin. A current proportional to the current delivered by the CORE section (a copy of the DROOP current) is sourced through this pin. The average-OC threshold is programmed by connecting a resistor $R_{OC\_AVG}$ to SGND. When the generated voltage crosses the OC\_AVG threshold ( $V_{OC\_AVGTH} = 2.5 V$ Typ) the device latches with all mosfets OFF (to recover, cycle VCC or the EN pin). A load indicator with 2.5 V end-of-scale is then implemented. See <i>Section 7.4.1</i> for details.
29	NB section	NB_OS	Offset programming pin. Internally set to 1.24 V, connecting a $R_{OS\_NB}$ resistor to SGND allows setting a current that is mirrored into NB_FB pin in order to program a positive offset according to the selected $R_{FB\_NB}$ . Short to SGND to disable the function. See <i>Section 6.7</i> for details.
30	S N	NB_FBG	Remote ground sense. Connect to the negative side of the load to perform remote sense. See <i>Section 9</i> for proper layout of this connection.

Table 2. Pin description (continued)



Pin#		Name	Function		
31		NB_VSEN	NB output voltage monitor. It manages OVP and UVP protections and PWRGOOD. Connect to the positive side of the NB load to perform remote sensing. See <i>Section 9</i> for proper layout of this connection.		
32	NB section	NB_DROOP	A current proportional to the total current read by the NB section is sourced through this pin according to the current reading gain ( $R_{ISEN}$ ). Short to NB_FB to implement Droop Function or connect to SGND through a resistor and filter with 1nF capacitor to implement NB LOAD Indicator. If not used, short to SGND.		
33	NB	NB_FB	NB error amplifier inverting input. Connect with a resistor $R_{FB\_NB}$ to NB_VSEN and with an $R_{F\_NB}$ - $C_{F\_NB}$ to NB_COMP. Offset current programmed by NB_OS is sunk through this pin.		
34		NB_COMP	Error amplifier output. Connect with an $R_{F\_NB}$ - $C_{F\_NB}$ to NB_FB. The NB section or the device cannot be disabled by grounding this pin.		
35, 36	erface	VID0, VID1	Voltage IDentification pins. Internally pulled-low by 10 $\mu$ A, they are used to program the output voltage. VID1 is monitored on the EN pin rising-edge to define the operative mode of the controller (SVI or PVI). When in SVI mode, VID0 is ignored. See <i>Section 5</i> for details.		
37	SVI / PVI interface	PWROK	System-wide Power Good input (SVI mode). Internally pulled-low by 10 μA. When low, the device will decode the two SVI bits (SVC, SVD) to determine the <i>Pre-PWROK Metal VID</i> (default condition when pin is floating). When high, the device will actively run the SVI protocol. <i>Pre-PWROK Metal VID</i> are latched after EN is asserted and re-used in case of PWROK de-assertion. Latch is reset by VCC or EN cycle.		
3	8	EN	VR Enable. Internally pulled-up to 3.3 V by 10 $\mu$ A. Pull-low to disable the device. When set free, the device immediately checks for the VID1 status to determine the SVI / PVI protocol to be adopted and configures itself accordingly. See <i>Section 5</i> for details.		
39	interface	SVC / VID3	Voltage IDentification pin - SVI clock pin. Internally pulled-low by 10 $\mu$ A, it is used to program the output voltage. When in SVI-mode, it is considered as Serial-VID-data (input / open drain output). See <i>Section 5</i> for details.		
40	SVI / PVI interface	SVD / VID2	Voltage IDentification pins - SVI data pin. Internally pulled-low by 10 $\mu$ A, it is used to program the output voltage. When in SVI-mode, it is considered as Serial-VID-data (input / open drain output). See <i>Section 5</i> for details.		
4	1	PWRGOOD	VCORE and NB Power Good. It is an open-drain output set free after SS as long as both the voltage planes are within specifications. Pull-up to 3.3V (typ) or lower, if not used it can be left floating. When in PVI mode, it monitors the CORE section only.		

Table 2.	Pin description	(continued)
----------	-----------------	-------------



Pi	n#	Name	Function	
42	NB section	NB_ENDRV	External driver enable. Open drain output used to control NB section external driver status: pulled-low to manage HiZ conditions or pulled-high to enable the driver. Pull up to 3.3 V (typ) or lower. When in PVI mode, NB section is always kept in HiZ.	
43	CORE section	ENDRV	External driver enable. Open drain output used to control CORE section external driver status: pulled-low to manage HiZ conditions or pulled-high to enable the driver. Pull up to 3.3 V (typ) or lower.	
44	NB section	NB_PWM	PWM output. Connect to external driver PWM input. The device is able to manage HiZ status by setting the pin floating. When in PVI mode, NB section is kept in HiZ. See <i>Section 5.4.4</i> for details about HiZ management.	
45 toHiz Status by setting to48OO9OO9OO9OO9O <td></td> <td>PWM outputs. Connect to external drivers PWM inputs. The device is able to manage HiZ status by setting the pins floating. By shorting to SGND PWM4 or PWM3 and PWM4, it is possible to program the CORE section to work at 3 or 2 phase respectively. See <i>Section 5.4.4</i> for details about HiZ management.</td>			PWM outputs. Connect to external drivers PWM inputs. The device is able to manage HiZ status by setting the pins floating. By shorting to SGND PWM4 or PWM3 and PWM4, it is possible to program the CORE section to work at 3 or 2 phase respectively. See <i>Section 5.4.4</i> for details about HiZ management.	
		Thermal pad	Thermal pad connects the silicon substrate and makes good thermal contact with the PCB. Connect to the PGND plane.	

 Table 2.
 Pin description (continued)

# 2.2 Thermal data

Table 3.	Thermal	data
Tuble 0.	i normai	autu

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance junction to ambient (device soldered on 2s2p PC board)	40	°C/W
R <sub>thJC</sub>	Thermal resistance junction to case	1	°C/W
T <sub>MAX</sub>	Maximum junction temperature	150	°C
T <sub>STG</sub>	Storage temperature range	-40 to 150	°C
TJ	Junction temperature range	0 to 125	°C



# 3 Electrical specifications

# 3.1 Absolute maximum ratings

#### Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	to PGND	15	V
	All other pins to PGNDx	-0.3 to 3.6	V

# 3.2 Electrical characteristics

#### Table 5. Electrical characteristics

### (V<sub>CC</sub> = 12 V ± 15%, T<sub>J</sub> = 0 °C to 70 °C unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Supply current and power-ON									
I <sub>CC</sub>	VCC supply current			20		mA			
	VCC turn-ON	VCC rising			9	V			
UVLO <sub>VCC</sub>	VCC turn-OFF	VCC falling	7			V			
Oscillator	•								
-	Main oscillator accuracy		135	150	165	kHz			
F <sub>SW</sub>	Oscillator adjustability	$R_{OSC} = 27 \text{ k}\Omega$	380	465	550	kHz			
$\Delta V_{OSC}$	PWM ramp amplitude	CORE and NB section		2		V			
FAULT	Voltage at pin OSC	OVP, UVP latch active	3		3.6	V			
d	ND duty avala limit	I <sub>NB_DROOP</sub> = 0 μA		80		%			
d <sub>MAX_NB</sub>	NB duty-cycle limit	I <sub>NB_DROOP</sub> = 35 μA		40		%			
PVI / SVI inte	erface		·						
	Input high		2			V			
EN,	Input low				0.80	V			
PWROK	Pull-up current	EN pin		10		μA			
	Pull-down current	PWORK pin		10		μA			
VID2,/SVD	Input high	(SVI mode)	0.95			V			
VID3/SVC	Input low	(SVI mode)			0.65	V			
SVD	Voltage low (ACK)	I <sub>SINK</sub> = -5 mA			250	mV			
	Input high	(PVI mode)	1.3			V			
VID0 to VID5	Input low	(PVI mode)			0.80	V			
	Pull-down current			10		μA			
V_FIX	Entering V_FIX mode				0.90	V			

57

#### Table 5.

# Electrical characteristics (continued) ( $V_{CC}$ = 12 V ± 15%, T<sub>J</sub> = 0 °C to 70 °C unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
PSI_L	Voltage low	I <sub>SINK</sub> = -5 mA			250	mV
Voltage posi	tioning (CORE and NB se	ction)				
CORE		VSEN to V <sub>CORE</sub> ; FBG to GND <sub>CORE</sub>	-8		8	mV
NB	Output voltage accuracy	NBVSEN to $V_{NB}$ ; NBFBG to $GND_{FB}$	-10		10	mV
	OFFSET bias voltage	$I_{OS} = 0$ to 250 $\mu$ A	1.190	1.24	1.290	V
OS, NB_OS	OFFSET current range		0		250	μA
	OFFSET - I <sub>FB</sub> accuracy	I <sub>OS</sub> = 0 to 250 μA	-15		15	%
DROOP		$I_{DROOP} = 0$ to 140 $\mu$ A; OS = OFF	-9		9	μA
NB_DROOP	DROOP accuracy	$I_{NB_{DROOP}} = 0$ to 35 $\mu$ A; OS = OFF	-4		4	μA
A <sub>0</sub>	EA DC gain			100		dB
SR	Slew rate	COMP, NB_COMP to SGND = 10pF		20		V/µs
PWM output	s (CORE and NB section)			I		L
PWMx,	Output high	I = 1 mA	3		3.6	V
NB_PWM	Output low	I = -1 mA			0.2	V
I <sub>PWMx</sub>	Test current			10		μA
ENDRV, NB_ENDRV	Output low	I = -5 mA			0.4	V
Protections		·				
	Overvoltage protection	V_FIX mode (V_FIX = SGND); VSEN, NB_VSEN rising	1.720	1.800	1.880	v
OVP	Bias current		7	11	15	μA
	OV programmability	R <sub>OVP</sub> = 180 kΩ	1.730	1.800	1.870	V
UVP	Under voltage protection	VSEN, NB_VSEN falling; wrt Ref.	-470	-400	-330	mV
DWDOOOD	PGOOD threshold	VSEN, NB_VSEN falling; wrt Ref	-300	-250	-200	mV
PWRGOOD	Voltage low	I <sub>PWRGOOD</sub> = -4 mA			0.4	V
1		Sourced from NB_VSEN; OS = OFF		50		μA
I <sub>VSEN-DISC</sub>	VSEN disconnection	Sunk from VSEN; OS = OFF		30		μA
V <sub>FB-DISC</sub>	FB disconnection	CORE - V <sub>CS-</sub> rising, above VSEN	500	600	700	mV
FBG DISC	FBG disconnection	EA NI input wrt VID	350	450	550	mV
OC_PHASE	Per-phase OC CORE section; bias voltage		1.200	1.240	1.280	V
kV <sub>OC_AVGTH</sub>	A	CORE section	2.430	2.500	2.570	V
kl <sub>OC_AVGTH</sub>	Average OC	$I_{DROOP} = 0$ to 140 $\mu$ A; OS = OFF	-11		11	μA
I <sub>OCTH_NB</sub>	OC threshold	NB section	32	37.5	43	μA

14/44

# 4 Device description and operation

L6740L is a hybrid CPU power supply controller compatible with both parallel (PVI) and Serial (SVI) protocols for AMD K8 - second generation processors. The device provides complete control logic and protections for a high-performance step-down DC-DC voltage regulator, optimized for advanced microprocessor power supply supporting both PVI and SVI communication. It embeds two independent controllers for CPU CORE and the integrated NB, each one with its own set of protections.

L6740L is able to detect which kind of CPU is connected in order to configure itself to work as a single-plane PVI controller or dual-plane SVI controller.

The controller performs a single-phase control for the NB section and a programmable 2-to-4 phase control for the CORE section featuring dual-edge non-latched architecture: this allows fast load-transient response optimizing the output filter consequently reducing the total BOM cost. Further reduction can be achieved by enabling LTB Technology<sup>(TM)</sup>. NB phase (when enabled) will be automatically phase-shifted with respect to the CORE phases in order to reduce the total input RMS current amount.

PSI\_L Flag is sent to the VR through the SVI bus. The controller monitors this flag and selectively modifies the phase number in order to optimize the system efficiency when the CPU enters low-power states. This causes the over-all efficiency to be maximized at light loads so reducing losses and system power consumption.

Both sections feature programmable over-voltage protection and adjustable constant overcurrent protection. Voltage positioning (LL) is possible thanks to an accurate fully-differential current-sense across the main inductors for the CORE section and thanks to the loss-less current sense across low-side MOSFET  $R_{DS(on)}$  for the NB section. In both cases, LL may be disabled and the generated current information may be used to implement a Load Indicator function.

L6740L features dual remote sensing for the regulated outputs (CORE and NB) in order to recover from PCB voltage drops also protecting the load from possible feedback network disconnections.

LSLess start-up function allows the controller to manage pre-biased start-up avoiding dangerous current return through the main inductors as well as negative undershoot on the output voltage if the output filter is still charged before start-up.

L6740L also supports V\_FIX mode for system debugging: in this particular configuration the SVI bus is used as a static bus configuring 4 operative voltages for both the sections and ignoring any serial-VID command.

When working in PVI mode, the device features on-the-fly VID management: VID code is continuously sampled and the reference update according to the variation detected,

L6740L is available in TQFP48 package.



# 5 Hybrid CPU support and CPU\_TYPE detection

L6740L is able to detect the type of the CPU-core connected and to configure itself accordingly. At system start-up, on the rising-edge of the EN signal, the device monitors the status of VID1 and configures the PVI mode (VID1 = 1) or SVI mode (VID1 = 0).

When in PVI mode, L6740L uses the information available on the VID[0: 5] bus to address the CORE section output voltage according to *Table 6*. NB section is kept in HiZ mode.

When in SVI mode, L6740L ignores the information available on VID0, VID4 and VID5 and uses VID2 and VID3 as a SVI bus addressing the CORE and NB sections according to the SVI protocol.

**Caution:** To avoid any risk of errors in CPU type detection (i.e. detecting SVI CPU when PVI CPU is installed on the socket and vice versa), it is recommended to carefully control the start-up sequencing of the system hosting L6740L in order to ensure than on the EN rising-edge, VID1 is in valid and correct state.

### 5.1 PVI - parallel interface

PVI is a 6-bit-wide parallel interface used to address the CORE section reference. According to the selected code, the device sets the CORE section reference and regulates its output voltage as reported into *Table 6*.

NB section is always kept in HiZ; no activity is performed on this section. Furthermore, PWROK information is ignored as well since the signal only applies to the SVI protocol.

#### 5.2 PVI start-up

Once the PVI mode has been detected, the device uses the whole code available on the VID[0:5] lines to define the reference for the CORE section. NB section is kept in HiZ. Soft-start to the programmed reference is performed regardless of the state of PWROK.

See Section 6.10 for details about soft-start.




Figure 6. System start-up: SVI (to metal-VID; left) and PVI (right)

57

lable	0.	Vona	ge lue			(VID) CO			mouc	,			
VID5	VID4	VID3	VID2	VID1	VID0	Output voltage	VID5	VID4	VID3	VID2	VID1	VID0	Output voltage
0	0	0	0	0	0	1.5500	1	0	0	0	0	0	0.7625
0	0	0	0	0	1	1.5250	1	0	0	0	0	1	0.7500
0	0	0	0	1	0	1.5000	1	0	0	0	1	0	0.7375
0	0	0	0	1	1	1.4750	1	0	0	0	1	1	0.7250
0	0	0	1	0	0	1.4500	1	0	0	1	0	0	0.7125
0	0	0	1	0	1	1.4250	1	0	0	1	0	1	0.7000
0	0	0	1	1	0	1.4000	1	0	0	1	1	0	0.6875
0	0	0	1	1	1	1.3750	1	0	0	1	1	1	0.6750
0	0	1	0	0	0	1.3500	1	0	1	0	0	0	0.6625
0	0	1	0	0	1	1.3250	1	0	1	0	0	1	0.6500
0	0	1	0	1	0	1.3000	1	0	1	0	1	0	0.6375
0	0	1	0	1	1	1.2750	1	0	1	0	1	1	0.6250
0	0	1	1	0	0	1.2500	1	0	1	1	0	0	0.6125
0	0	1	1	0	1	1.2250	1	0	1	1	0	1	0.6000
0	0	1	1	1	0	1.2000	1	0	1	1	1	0	0.5875
0	0	1	1	1	1	1.1750	1	0	1	1	1	1	0.5750
0	1	0	0	0	0	1.1500	1	1	0	0	0	0	0.5625
0	1	0	0	0	1	1.1250	1	1	0	0	0	1	0.5500
0	1	0	0	1	0	1.1000	1	1	0	0	1	0	0.5375
0	1	0	0	1	1	1.0750	1	1	0	0	1	1	0.5250
0	1	0	1	0	0	1.0500	1	1	0	1	0	0	0.5125
0	1	0	1	0	1	1.0250	1	1	0	1	0	1	0.5000
0	1	0	1	1	0	1.0000	1	1	0	1	1	0	0.4875
0	1	0	1	1	1	0.9750	1	1	0	1	1	1	0.4750
0	1	1	0	0	0	0.9500	1	1	1	0	0	0	0.4625
0	1	1	0	0	1	0.9250	1	1	1	0	0	1	0.4500
0	1	1	0	1	0	0.9000	1	1	1	0	1	0	0.4375
0	1	1	0	1	1	0.8750	1	1	1	0	1	1	0.4250
0	1	1	1	0	0	0.8500	1	1	1	1	0	0	0.4125
0	1	1	1	0	1	0.8250	1	1	1	1	0	1	0.4000
0	1	1	1	1	0	0.8000	1	1	1	1	1	0	0.3875
0	1	1	1	1	1	0.7750	1	1	1	1	1	1	0.3750

 Table 6.
 Voltage identifications (VID) codes for PVI mode



#### 5.3 SVI - serial interface

SVI is a two wire, clock and data, bus that connects a single master (CPU) to one slave (L6740L). The master initiates and terminates SVI transactions and drives the clock, SVC, and the data, SVD, during a transaction. The slave receives the SVI transactions and acts accordingly. SVI wire protocol is based on fast-mode  $I^2C$ .

SVI interface also considers two additional signal needed to manage the system start-up. These signals are EN and PWROK. The device return a PWRGOOD signal if the output voltages are in regulation.

#### 5.4 SVI start-up

Once the SVI mode has been detected on the EN rising-edge, L6740L checks for the status of the two serial VID pins, SVC and SVD, and stores this value as the *Pre-PWROK Metal VID*. The controller initiate a soft-start phase regulating both CORE and NB voltage planes to the voltage level prescribed by the *Pre-PWROK Metal VID*. See *Table 7* for details about *Pre-PWROK Metal VID* codifications. The stored *Pre-PWROK Metal VID* value are re-used in any case of PWROK de-assertion.

After bringing the output rails into regulation, the controller asserts the PWRGOOD signal and waits for PWROK to be asserted. Until PWROK is asserted, the Controller regulates to the *Pre-PWROK Metal VID* ignoring any commands coming from the SVI interface.

After PWROK is asserted, the processor has initialized the serial VID interface and L6740L waits for commands from the CPU to move the voltage planes from the *Pre-PWROK Metal VID* values to the operative VID values. As long as PWROK remains asserted, the controller will react to any command issued through the SVI interface according to SVI Protocol.

See Section 6.10 for details about soft-start.

svc	evp	Output voltage [V]			
370	300	Pre-PWROK metal VID	V_FIX mode		
0	0	1.1V	1.4V		
0	1	1.0V	1.2V		
1	0	0.9V	1.0V		
1	1	0.8V	0.8V		

Table 7. V\_FIX mode and metalVID

#### 5.4.1 Set VID command

The *Set VID Command* is defined as the command sequence that the CPU issues on the SVI bus to modify the voltage level of the CORE section and/or the NB section.

During a *Set VID Command*, the processor sends the start (START) sequence followed by the address of the section which the *Set VID Command* applies. The processor then sends the write (WRITE) bit. After the write bit, the Voltage Regulator (VR) sends the acknowledge (ACK) bit. The processor then sends the VID bits code during the *data phase*. The VR sends the acknowledge (ACK) bit after the data phase. Finally, the processor sends the stop (STOP) sequence. After the VR has detected the stop, it performs an On-the-Fly VID

transition for the addressed section(s) or, more in general, react to the sent command accordingly. Refer to *Figure 7*, *Table 8* and *Table 9* for details about the *Set VID command*.

L6740L is able to manage individual power OFF for both the sections. The CPU may issue a serial VID command to power OFF or power ON one section while the other one remains powered. In this case, the PWRGOOD signal remains asserted.






Table 8.	SVI send byte - Address a	Ind data phase description
----------	---------------------------	----------------------------

bits	Description
Address phase	
6:4	Always 110b.
3	Not applicable, ignored.
2	Not applicable, ignored.
1	CORE section <sup>(1)</sup> . If set then the following data byte contains the VID code for CORE section.
0	NB section <sup>(1)</sup> . If set then the following data byte contains the VID code for NB section.
Data phase	
7	PSI_L Flag (active low). When asserted, the VR is allowed to enter power-saving mode. See <i>Section 5.4.3</i> .
6:0	VID code. See Table 9.

1. Assertion in both bit 1 and 0 will address the VID code to both CORE and NB simultaneously.



 Table 9.
 Data phase - serial VID codes

Table 9.	Data pila	Table 9. Data phase - serial VID codes									
SVI [6:0]	Output voltage	SVI [6:0]	Output voltage	SVI [6:0]	Output voltage	SVI [6:0]	Output voltage				
000_0000	1.5500	010_0000	1.1500	100_0000	0.7500	110_0000	0.3500				
000_0001	1.5375	010_0001	1.1375	100_0001	0.7375	110_0001	0.3375				
000_0010	1.5250	010_0010	1.1250	100_0010	0.7250	110_0010	0.3250				
000_0011	1.5125	010_0011	1.1125	100_0011	0.7125	110_0011	0.3125				
000_0100	1.5000	010_0100	1.1000	100_0100	0.7000	110_0100	0.3000				
000_0101	1.4875	010_0101	1.0875	100_0101	0.6875	110_0101	0.2875				
000_0110	1.4750	010_0110	1.0750	100_0110	0.6750	110_0110	0.2750				
000_0111	1.4625	010_0111	1.0625	100_0111	0.6625	110_0111	0.2625				
000_1000	1.4500	010_1000	1.0500	100_1000	0.6500	110_1000	0.2500				
000_1001	1.4375	010_1001	1.0375	100_1001	0.6375	110_1001	0.2375				
000_1010	1.4250	010_1010	1.0250	100_1010	0.6250	110_1010	0.2250				
000_1011	1.4125	010_1011	1.0125	100_1011	0.6125	110_1011	0.2125				
000_1100	1.4000	010_1100	1.0000	100_1100	0.6000	110_1100	0.2000				
000_1101	1.3875	010_1101	0.9875	100_1101	0.5875	110_1101	0.1875				
000_1110	1.3750	010_1110	0.9750	100_1110	0.5750	110_1110	0.1750				
000_1111	1.3625	010_1111	0.9625	100_1111	0.5625	110_1111	0.1625				
001_0000	1.3500	011_0000	0.9500	101_0000	0.5500	111_0000	0.1500				
001_0001	1.3375	011_0001	0.9375	101_0001	0.5375	111_0001	0.1375				
001_0010	1.3250	011_0010	0.9250	101_0010	0.5250	111_0010	0.1250				
001_0011	1.3125	011_0011	0.9125	101_0011	0.5125	111_0011	0.1125				
001_0100	1.3000	011_0100	0.9000	101_0100	0.5000	111_0100	0.1000				
001_0101	1.2875	011_0101	0.8875	101_0101	0.4875	111_0101	0.0875				
001_0110	1.2750	011_0110	0.8750	101_0110	0.4750	111_0110	0.0750				
001_0111	1.2625	011_0111	0.8625	101_0111	0.4625	111_0111	0.0625				
001_1000	1.2500	011_1000	0.8500	101_1000	0.4500	111_1000	0.0500				
001_1001	1.2375	011_1001	0.8375	101_1001	0.4375	111_1001	0.0375				
001_1010	1.2250	011_1010	0.8250	101_1010	0.4250	111_1010	0.0250				
001_1011	1.2125	011_1011	0.8125	101_1011	0.4125	111_1011	0.0125				
001_1100	1.2000	011_1100	0.8000	101_1100	0.4000	111_1100	OFF				
001_1101	1.1875	011_1101	0.7875	101_1101	0.3875	111_1101	OFF				
001_1110	1.1750	011_1110	0.7750	101_1110	0.3750	111_1110	OFF				
001_1111	1.1625	011_1111	0.7625	101_1111	0.3625	111_1111	OFF				



#### 5.4.2 PWROK de-assertion

Anytime PWROK de-asserts while EN is asserted, the controller uses the previously stored *Pre-PWROK Metal VID* and regulates all the planes to that level performing an On-the-Fly transition to that level.

PWRGOOD is treated appropriately being de-asserted in case the *Pre-PWROK Metal VID* voltage is out of the initial voltage specifications.

#### 5.4.3 **PSI\_L** and efficiency optimization at light-load

PSI\_L is an active-low flag (i.e. low logic level when asserted) that can be set by the CPU to allow the VR to enter power-saving mode to maximize the system efficiency when in light-load conditions. The status of the flag is communicated to the controller through the SVI bus and it is reported on the PSI\_L pin (open-drain).

The controller monitors the PSI\_L pin also to define the PSI Strategy, that is the action performed by the controller when PSI\_L is asserted. According to *Table 10*, by programming different voltage divider on PSI\_L, it is possible to configure the device to disable one or two phases while PSI\_L is asserted. The device can also be configured to take no action so phase number will not change after PSI\_L assertion.

In case the phase number is changed, the device will disable one or two phases starting from the highest one (i.e. if working at 3 phases, phase 3 will be disabled in case of 1 phase reduction; phase 2 and 3 in case of 2phase reduction). To disable Phases, the controller will set HiZ on the related PWM and re-configure internal phase-shift to maintain the interleaving. Furthermore, the internal current-sharing will be adjusted to consider the phase number reduction. ENDRV will remain asserted.

When PSI\_L is de-asserted, the device will return to the original configuration.

Start-up is performed with all the configured phases enabled. In case of on-the-fly VID transitions, the device will maintain the phase configuration set before.

PSI strategy (i.e. the voltage across PSI\_L) is read and stored when PWRGOOD is asserted at the end of the Soft-Start phase.

The phase number management is affected by the external driver selected.

 If the external driver features the EN function, PSI\_L can be tied directly to the EN of the drivers of the phases that will be disabled.

Furthermore, in case the desired strategy is to work in single phase when 4phases are configured, PSI\_L can be tied also to the EN of the driver connected to Phase2 (apparently, from 4phases the max reduction would be to 2phase min.) in order to disable also this phase during low-power mode.

 If the external driver manages HiZ through the PWM input, PSI\_L will be connected only to the external divider used to set the strategy. The system can be down-graded to single-phase only if configured for three phases.

Since PSI\_L can be used to enable some of the external drivers connected, the status of the pin is the logic AND between the PSI\_L Flag and the status of the ENDRV pin: if the controller wants to disable the external drivers pulling low ENDRV (because of protections or simply for start-up synchronization) also PSI\_L will be tied low.


NB section is not impacted by PSI\_L status change. *Figure 8* shows an example of the efficiency improvement that can be achieved by enabling the PSI management.



PSI_L	PSI strategy
GND	No strategy. PSI_L still reproduces the status of the PSI Flag
Pull-Up to <3V	Phase number is cut by 1 while PSI_L is asserted.
Pull-Up to 3.3V	Phase number is cut by 2 while PSI_L is asserted.

Table 10. PSI strategy





#### 5.4.4 HiZ management

L6740L is able to manage HiZ through both the PWMx and driver enable signals. When the controller wants to set in high impedance the output of one section, it set the relative PWM floating and, at the same time, pulls-low the related ENDRV.

#### 5.4.5 Hardware jumper override - V\_FIX

Anytime the pin OVP/V\_FIX is driven low, the controller enters V\_FIX mode.

When in V\_FIX mode, both NB and CORE section voltages are governed by the information shown in *Table 7*. Regardless of the state of PWROK, the device will work in SVI mode. SVC and SVD are considered as static VID and the output voltage will change according to their status. Dynamic SVC/SVD-change management is provided in this condition.

V\_FIX mode is intended for system debug only.

Protection management differs in this case, see *Section 7.1* for details.



# 6 Output voltage positioning

Output voltage positioning is performed by selecting the controller operative-mode (*SVI, PVI* and *V\_FIX*) and by programming the droop function and offset to the reference of both the sections (See *Figure 9*). The controller reads the current delivered by each section by monitoring the voltage drop across the low-side MOSFET for NB section or DCR Inductors for CORE section. The current ( $I_{DROOP} / I_{DROOP_NB}$ ) sourced from the DROOP / NB\_DROOP pin, directly proportional to the read current, causes the related section output voltage to vary according to the external  $R_{FB} / R_{FB_NB}$  resistor so implementing the desired load-line effect. The current ( $I_{OS} / I_{OS_NB}$ ) programmed through the OS / NB\_OS pins is sunk from the FB / NB\_FB pins causing the output voltage to be offset according to the resistance  $R_{FB} / R_{FB_NB}$  connected.

L6740L embeds a dual remote-sense buffer to sense remotely the regulated voltage of each section without any additional external components. In this way, the output voltage programmed is regulated compensating for board and socket losses. Keeping the sense traces parallel and guarded by a power plane results in common mode coupling for any picked-up noise.

Both DROOP and OFFSET function can be disabled: see *Section 6.3* and *Section 6.4* for details about CORE section and *Section 6.6* and *Section 6.7* for details about NB section. In case DROOP effect is not desired, the current information sourced from the DROOP pin may be used to implement a Load Indicator as reported in *Section 6.3* and *Section 6.6*.




Figure 9. Voltage positioning



### 6.1 CORE section - phase # programming

CORE section implements a flexible 2 to 4 interleaved-phase converter. To program the desired number of phase, simply short to SGND the PWMx signal that is not required to be used according to *Table 11*. For three phase operation, short PWM4 to SGND while for two phase operation, short PWM3 and PWM4 to SGND.

**Caution:** For the disabled phase(s), the current reading pins need to be properly connected to avoid errors in current-sharing and voltage-positioning: CSx+ needs to be connected to the regulated output voltage while CSx- needs to be connected to CSx+ through the same Rg resistor used for the active phases.

Phase number	PWM1 PWM2		PWM3	PWM4	
1	n/a				
2	to D	river	SGND	SGND	
3		SGND			
4	to Driver				

Table 11. CORE section - phase number programming

### 6.2 CORE section - current reading and current sharing loop

L6740L embeds a flexible, fully-differential current sense circuitry for the CORE section that is able to read across inductor parasitic resistance or across a sense resistor placed in series to the inductor element. The fully-differential current reading rejects noise and allows placing sensing element in different locations without affecting the measurement's accuracy. The trans-conductance ratio is issued by the external resistor Rg placed outside the chip between CSx- pin toward the reading points. The current sense circuit always tracks the current information, the pin CSx+ is used as a reference keeping the CSx- pin to this voltage. To correctly reproduce the inductor current an R-C filtering network must be introduced in parallel to the sensing element. The current that flows from the CSx- pin is then given by the following equation (See *Figure 10*):

$$I_{CSx-} = \frac{DCR}{R_{G}} \cdot \frac{1 + s \cdot L/DCR}{1 + s \cdot R \cdot C} \cdot I_{PHASEx}$$


Considering now to match the time constant between the inductor and the R-C filter applied (Time constant mismatches cause the introduction of poles into the current reading network causing instability. In addition, it is also important for the load transient response and to let the system show resistive equivalent output impedance) it results:

$$\frac{L}{R_{L}} = R \cdot C \quad \Rightarrow \quad I_{CSx-} = \frac{R_{L}}{R_{G}} \cdot I_{PHASEx} = I_{INFOx}$$

 $R_G$  resistor is typically designed in order to have an information current  $I_{INFOx}$  in the range of about 35  $\mu A$  (I<sub>OCTH</sub>) at the OC threshold.

#### 24/44





Current reading - CORE section (left) and NB section (right) Figure 10.

The current read through the CSx+ / CSx- pairs is converted into a current IINFOx proportional to the current delivered by each phase and the information about the average current  $I_{AVG} = \Sigma I_{INFOx} / N$  is internally built into the device (N is the number of working phases). The error between the read current IINFOx and the reference IAVG is then converted into a voltage that with a proper gain is used to adjust the duty cycle whose dominant value is set by the voltage error amplifier in order to equalize the current carried by each phase.

#### 6.3 CORE section - load-line and load-indicator (optional)

L6740L is able to introduce a dependence of the output voltage on the load current recovering part of the drop due to the output capacitor ESR in the load transient. Introducing a dependence of the output voltage on the load current, a static error, proportional to the output current, causes the output voltage to vary according to the sensed current.

Figure 10 shows the Current Sense Circuit used to implement the Load-Line. The current flowing across the inductor(s) is read through the R - C filter across CSx+ and CSx- pins. R<sub>G</sub> programs a trans conductance gain and generates a current I<sub>CSx</sub> proportional to the current of the phase. The sum of the I<sub>CSx</sub> current is then sourced by the FB pin (I<sub>DROOP</sub>). R<sub>FB</sub> gives the final gain to program the desired load-line slope (Figure 9).

Time constant matching between the inductor (L / DCR) and the current reading filter (RC) is required to implement a real equivalent output impedance of the system so avoiding over and/or under shoot of the output voltage as a consequence of a load transient. See Section 6.2. The output characteristic vs. load current is then given by (Offset disabled):

$$V_{CORE} = VID - R_{FB} \cdot I_{DROOP} = VID - R_{FB} \cdot \frac{DCR}{R_G} \cdot I_{OUT} = VID - R_{LL} \cdot I_{OUT}$$

Where R<sub>LL</sub> is the resulting load-line resistance implemented by the CORE section.

The whole power supply can be then represented by a "real" voltage generator with an equivalent output resistance R<sub>11</sub> and a voltage value of VID.

R<sub>FB</sub> resistor can be then designed according to the R<sub>LL</sub> specifications as follow:

$$R_{FB} = R_{LL} \cdot \frac{R_G}{DCR}$$

Caution:

Load-line (DROOP) implementation is optional, in case it is not desired, the resulting current information may be employed for other purposes, such as an additional load indicator (LI). In



this case, simply connect a resistor  $R_{LI}$  to SGND: the resulting voltage drop across  $R_{LI}$  will be proportional to the delivered current according to the following relationship:

$$V_{DROOP} = R_{LI} \cdot \frac{DCR}{R_G} \cdot I_{OUT}$$

In case no additional information about the delivered current is requested, the DROOP pin can be shorted to SGND.

Note: Split between R<sub>FB\_COMP</sub> and R<sub>FB\_DROOP</sub> (Figure 9) is useful in custom designs where the Droop effect is minimum (i.e. <50mV over 100A) to simplify the compensation network design.

#### 6.4 CORE section - offset (optional)

The OS pin allows programming a positive offset ( $V_{OS}$ ) for the CORE section output voltage by connecting a resistor  $R_{OS}$  to SGND. The pin is internally fixed at 1.240 V so a current is programmed by connecting the resistor  $R_{OS}$  between the pin and SGND: this current is mirrored and then properly sunk from the FB pin as shown in Figure 9. Output voltage is then programmed as follow:

 $V_{CORE} = VID - R_{FB} \cdot (I_{DROOP} - I_{OS})$ 

Offset resistor can be designed by considering the following relationship (R<sub>FB</sub> is be fixed by the Droop effect):

$$\mathsf{R}_{\mathsf{OS}} = \frac{1.240\mathsf{V}}{\mathsf{V}_{\mathsf{OS}}} \cdot \mathsf{R}_{\mathsf{FB}}$$

- **Caution:** Offset implementation is optional, in case it is not desired, simply short the pin to SGND.
- Note: In the above formulas, R<sub>FB</sub> has to be considered being the total resistance connected between FB pin and the regulated voltage.

#### 6.5 NB section - current reading

L6740L embeds a flexible, fully-differential current sense circuitry for the NB section that is able to read across low-side MOSFET  $R_{DS(on)}$  or across a sense resistor placed in series to the element. The trans-conductance ratio is issued by the external resistor  $R_{ISEN}$  placed outside the chip between NB\_ISEN pin and the low-side drain. The current sense circuit performs sample and hold of the current information. The current that flows from the NB\_ISEN pin is then given by the following equation (See *Figure 10*):

$$I_{\text{ISEN}} = \frac{R_{\text{dsON}}}{R_{\text{ISEN}}} \cdot I_{\text{NB}} = I_{\text{DROOP}_{\text{NB}}}$$

R<sub>ISEN</sub> resistor is typically designed according to the OC Threshold. See *Section 7.4* for details.



### 6.6 NB section - load-line and load-indicator (optional)

This method introduces a dependence of the output voltage on the load current recovering part of the drop due to the output capacitor ESR in the load transient. Introducing a dependence of the output voltage on the load current, a static error, proportional to the output current, causes the output voltage to vary according to the sensed current.

*Figure 10* shows the current sense circuit used to implement the load-line. The current flowing across the low-side MOSFET is read through  $R_{ISEN}$ .  $R_{ISEN}$  programs a trans conductance gain and generates a current  $I_{ISEN}$  proportional to the current delivered by the NB section that is then sourced by the NB\_FB pin ( $I_{DROOP_NB}$ ).  $R_{FB_NB}$  gives the final gain to program the desired load-line slope (*Figure 9*).

The output characteristic vs. load current is then given by (Offset disabled):

$$V_{OUT\_NB} = VID - R_{FB\_NB} \cdot I_{DROOP\_NB} = VID - R_{FB\_NB} \cdot \frac{R_{dsON}}{R_{ISEN}} \cdot I_{OUT} = VID - R_{LL\_NB} \cdot I_{OUT\_NB}$$

Where R<sub>LL NB</sub> is the resulting Load-Line resistance implemented by the NB section.

The whole power supply can be then represented by a "real" voltage generator with an equivalent output resistance  $\rm R_{LL\_NB}$  and a voltage value of VID.

 $R_{FB\ NB}$  resistor can be then designed according to the  $R_{LL\ NB}$  specifications as follow:

 $R_{FB_NB} = R_{LL_NB} \cdot \frac{R_{ISEN}}{R_{dsON}}$ 

**Caution:** Load-line (DROOP) implementation is optional, in case it is not desired, the resulting current information may be employed for other purposes, such as load indicator (LI). In this case, simply connect a resistor R<sub>LI\_NB</sub> to SGND: the resulting voltage drop across R<sub>LI\_NB</sub> will be proportional to the delivered current according to the following relationship:

$$V_{NB\_DROOP} = R_{LI\_NB} \cdot \frac{R_{dsON}}{R_{ISEN}} \cdot I_{OUT\_NB}$$

*Note:* Split between R<sub>FB\_COMP\_NB</sub> and R<sub>FB\_DROOP\_NB</sub> (Figure 9) is useful in custom designs where the Droop effect is minimum (i.e. < 50 mV over 100 A) to simplify the compensation network design.

### 6.7 NB section - offset (optional)

The NB\_OS pin allows programming a positive offset ( $V_{OS\_NB}$ ) for the NB section output voltage by connecting a resistor  $R_{OS\_NB}$  to SGND. The pin is internally fixed at 1.240 V so a current is programmed by connecting the resistor  $R_{OS\_NB}$  between the pin and SGND: this current is mirrored and then properly sunk from the NB\_FB pin as shown in Figure 9. Output voltage is then programmed as follow:

 $V_{NB} = VID - R_{FB_NB} \cdot (I_{DROOP_NB} - I_{OS_NB})$ 

Offset resistor can be designed by considering the following relationship ( $R_{FB_NB}$  may be fixed by the droop effect):



$$\mathsf{R}_{\mathsf{OS\_NB}} = \frac{1.240\mathsf{V}}{\mathsf{V}_{\mathsf{OS\_NB}}} \cdot \mathsf{R}_{\mathsf{FB\_NB}}$$

Caution: Offset implementation is optional, in case it is not desired, simply short the pin to SGND.

*Note:* In the above formulas,  $R_{FB_NB}$  has to be considered being the total resistance connected between NB\_FB pin and the regulated voltage.

#### 6.8 NB section - maximum duty-cycle limitation

To provide proper time for current-reading across the low-side MOSFET, the device implements a duty-cycle limitation for the NB section. This limitation is not fixed but it is linearly variable with the current delivered to the load as follow:

 $T_{ON\_NB(max)} = \begin{cases} 0.80 \cdot T_{SW} & I_{NB\_ISEN} = 0 \mu A \\ 0.40 \cdot T_{SW} & I_{NB\_ISEN} = 35 \mu A \end{cases}$ 

duty cycle limitation is variable with the delivered current to provide fast load transient response at light load as well as assuring robust over-current protection.

#### 6.9 On-the-fly VID transitions

L6740L manages on-the-fly VID transitions that allow the output voltage of both sections to modify during normal device operation for CPU power management purposes. OV, UV and PWRGOOD signals are masked during every OTF-VID Transition and they are re-activated with a 16 clock cycle delay to prevent from false triggering.

When changing dynamically the regulated voltage (OTF-VID), the system needs to charge or discharge the output capacitor accordingly. This means that an extra-current  $I_{OTF-VID}$  needs to be delivered (especially when increasing the output regulated voltage) and it must be considered when setting the over-current threshold of both the sections. This current results:

$$I_{OTF-VID} = C_{OUT} \cdot \frac{dV_{OUT}}{dT_{VID}}$$

where  $dV_{OUT}$  /  $dT_{VID}$  depends on the operative mode (3 mV/µsec. in SVI or externally driven in PVI).

Overcoming the OC threshold during the dynamic VID causes the device latch and disable.

Dynamic VID transition is managed in different ways according to the device operative mode:


• PVI mode.

L6740L checks for VID code modifications (See *Figure 11*) on the rising-edge of an internal additional OTFVID-clock and waits for a confirmation on the following falling edge. Once the new code is stable, on the next rising edge, the reference starts stepping up or down in LSB increments every two OTFVID-clock cycle until the new VID code is reached. During the transition, VID code changes are ignored; the device



re-starts monitoring VID after the transition has finished on the next rising-edge available. OTFVID-clock frequency (F<sub>OTFVID</sub>) is 500 kHz.

If the new VID code is more than 1 LSB different from the previous, the device will execute the transition stepping the reference with the OTFVID-clock frequency  $F_{OTFVID}$  until the new code has reached. The output voltage rate of change will be of 12.5 mV / 4  $\mu$ sec. = 3.125 mV/ $\mu$ sec.





SVI mode.

As soon as the controller receives a new valid command to set the VID level for one (or both) of the two sections, the reference of the involved section steps up or down according to the target-VID with a 3 mV/ $\mu$ sec. slope (Typ). until the new VID code is reached.

If a new valid command is issued during the transition, the device updates the target-VID level and performs the on-the-fly Transition up to the new code.Pre-PWROK Metal VID

OTF-VID are not managed in this case because the *Pre-PWROK Metal VID* are stored after EN is asserted.

V\_FIX mode.

L6740L checks for SVC/SVD modifications and, once the new code is stable, it steps the reference of both sections up or down according to the target-VID with a  $3 \text{ mV/}\mu\text{sec.}$  slope (Typ). until the new VID code is reached.

OV, UV and PWRGOOD are masked during the transition and re-activated with a 16 clock cycle delay after the end of the transition to prevent from false triggering.



#### 6.10 Soft-start

L6740L implements a soft-start to smoothly charge the output filter avoiding high in-rush currents to be required to the input power supply. In SVI mode, soft-start time is intended as the time required by the device to set the output voltages to the *Pre-PWROK Metal VID*. During this phase, the device increases the reference of the enabled section(s) from zero up to the programmed reference in closed loop regulation. Soft-start is implemented only when VCC is above UVLO Threshold and the EN pin is set free. See *Section 5* for details about the SVI interface and how SVC/SVD are interpreted in this phase.

At the end of the digital soft-start, PWRGOOD signal is set free.

Protections are active during this phase as follow:

- Undervoltage is enabled when the reference voltage reaches 0.5 V.
- Overvoltage is always enabled according to the programmed threshold (by R<sub>OVP</sub>).
- FBDisconnection is enabled.

Reference is increased with fixed dV/dt; soft-start time depends on the programmed voltage as follow:

 $T_{SS}[ms] = Target_VID \cdot 2.56$ 




Figure 12. System start-up: SVI (left) and PVI (right)

#### 6.10.1 LS-Less start-up

In order to avoid any kind of negative undershoot on the load side during start-up, L6740L performs a special sequence in enabling the drivers for both sections: during the soft-start phase, the LS MOSFET is kept OFF (PWMx set to HiZ and ENDRVx = 0) until the first PWM pulse. After the first PWM pulse, the PWMx outputs switches between logic "0" and logic "1" and ENDRVx are set to logic "1".

This particular sequence avoids the dangerous negative spike on the output voltage that can happen if starting over a pre-biased output especially when exiting from a CORE-OFF state.

Low-Side MOSFET turn-on is masked only from the control loop point of view: protections are still allowed to turn-ON the Low-Side MOSFET in case of overvoltage if needed.

# 7 Output voltage monitoring and protections

L6740L monitors the regulated voltage of both sections through pin VSEN and NB\_VSEN in order to manage OV, UV and PWRGOOD. The device shows different thresholds when in different operative conditions but the behavior in response to a protection event is still the same as described below.

Protections are active also during soft-start (See *Section 6.10*) while they are masked during OTF-VID transitions with an additional delay to avoid false triggering.

Protection	Section		
	CORE	NORTH BRIDGE	
Overvoltage (OV)	SVI / PVI: Programmable threshold according to OVP pin. $V_FIX$ : Fixed to 1.8 V; OVP pin is externally shorted to SGND. Action: PWMx = 0 and ENDRVx = 1; Other section (SVI only): PWMx = HiZ; ENDRVx = 0; FLT driven High.		
Under voltage (UV)	VSEN, NB_VSEN = VID -400 mV. Active after Ref > 500 mV <i>Action:</i> All PWMx = HiZ; ENDRVx = 0; FLT driven high.		
PWRGOOD	PWRGOOD is the logic AND between internal CORE and NB PGOOD in SVI mode while is the CORE section PGOOD in PVI mode. Each PGOOD is set to zero when the related voltage falls below the programmed reference -250mV. <i>Action:</i> section(s) continue switching, PWRGOOD driven low.		
VSEN, NB_VSEN Disconnection	Set when VSEN > CS1- +600 mV. <i>Action:</i> UV-Like	30 μA pull-up from NB_VSEN to set OV (SVI Only). <i>Action:</i> OV-Like	
FBG, NB_FBG Disconnection	Internal comparator across the opamp to recover from GND losses. <i>Action:</i> UV-like		
Over-current (OC)	Current monitor across inductor DCR. Dual protection, per-phase and average. <i>Action:</i> UV-like	Current monitor across LS R <sub>DS(on)</sub> . constant current, valley CLimit. <i>Action:</i> UV-Like	
On-the-fly VID	Masked with the exception of OC with additional 16 clock delay to prevent from false triggering (both SVI and PVI).		

Table 12. L6740L protection at a glance

# 7.1 Programmable overvoltage

Once VCC crosses the turn-ON threshold and the device is enabled (EN = 1), L6740L provides an overvoltage protection for both the sections: when the voltage sensed by VSEN and/or NB\_VSEN overcomes the OV threshold, the controller:

 Permanently sets the PWM of the involved section to zero keeping ENDRV of that section high in order to keep all the low-side MOSFETs on to protect the load of the section in OV condition.



- Permanently sets the PWM of the non-involved section to HiZ while keeping ENDRV of the non-involved section low in order to realize an HiZ condition of the non-involved section.
- Drives the OSC/ FLT pin high.
- Power supply or EN pin cycling is required to restart operations.

The OV threshold needs to be programmed through the OVP pin. Connecting the OVP pin to SGND through a resistor  $R_{OVP}$  the OVP threshold becomes the voltage present at the pin. Since the OVP pin sources a constant  $I_{OVP}$ =11  $\mu$ A current, the programmed voltage becomes:

 $OVP_{TH} = R_{OVP} \cdot 11\mu A \implies R_{OVP} = \frac{OVP_{TH}}{11\mu A}$ 

Filter OVP pin with 100 pF(max) to SGND.

### 7.2 Feedback disconnection

L6740L provides both CORE and NB sections with FB Disconnection protection. This feature acts in order to stop the device from regulating dangerous voltages in case the remote sense connections are left floating. The protection is available for both the sections and operates for both the positive and negative sense.

According to *Figure 13*, the protection works as follow:

CORE section:

Positive sense is performed monitoring the CORE output voltage through both VSEN and CS1-. As soon as CS1- is more than 600 mV higher than VSEN, the device latches with all PWMx set to HiZ and ENDRVx set to zero. FLT pin is driven high. A 30  $\mu$ A pull-down current on the VSEN forces the device to detect this fault condition.

Negative sense is performed monitoring the internal opamp used to recover the SGND losses by comparing its output and the internal reference generated by the DAC. As soon as the difference between the output and the input of this opamp is higher than 500 mV, the device latches with all PWMx set to HiZ and ENDRVx set to zero. FLT pin is driven high.


• NB section (SVI only)

Positive sense is performed sourcing a 50  $\mu$ A current that pulls-up the NB\_VSEN pin in order to force the device to detect an OV condition for the NB section.

Negative sense is performed monitoring the internal opamp used to recover the SGND losses by comparing its output and the internal reference generated by the DAC. As soon as the difference between the output and the input of this opamp is higher than 500 mV, the device latches with all PWMx set to HiZ and ENDRVx set to zero. FLT pin is driven high.

To recover from a latch condition, cycle VCC or EN.





FB disconnection protection Figure 13.

#### 7.3 PWRGOOD

It is an open-drain signal set free after the soft-start sequence has finished; it is the logic AND between the internal CORE and NB PGOOD (or just the CORE PGOOD in PVI mode). It is pulled low when the output voltage of one of the two sections drops 250 mV below the programmed voltage. It is masked during on-the-fly VID transitions as well as when the CORE section is set to OFF (from SVI bus) while the NB section is still operative.

#### 7.4 **Over-current**

The over-current threshold has to be programmed to a safe value, in order to be sure that each section doesn't enter OC during normal operation of the device. This value must take into consideration also the extra current needed during the OTF-VID Transition (IOTE-VID) and the process spread and temperature variations of the sensing elements (DCR and R<sub>DS(on)</sub>).

Moreover, since also the internal threshold spreads, the design has to consider the minimum/maximum values of the threshold. Considering the reading method, the two sections will show different behaviors in OC.

#### 7.4.1 **CORE** section

L6740L performs two different OC protections for the CORE section: it monitors both the average current and the per-phase current and allows to set an OC threshold for both.

- OC\_PHASE pin allows to define a maximum information current per-phase (I<sub>INFOx</sub>). A R<sub>OC TH</sub> resistor connected to SGND allows to define an end-of-scale current (IOC TH) that is compared with the information current generated for each phase (I<sub>INFOx</sub>). If the current information for the single phase exceed the programmed end-of-scale current (i.e. if I<sub>INFOx</sub> > I<sub>OC TH</sub>), the device will turn-on the LS mosfet until the threshold is re-crossed (i.e. until I<sub>INFOx</sub> < I<sub>OC\_TH</sub>).
- OC\_AVG pin allows to define a maximum total output current for the system (I<sub>OC AVG</sub>). A copy of the DROOP current is sourced from the OC\_AVG/LI pin. By connecting a resistor R<sub>OC AVG</sub> to SGND, a load indicator with 2.5 V (V<sub>OC AVGTH</sub>) end-of-scale can be implemented. This means that when the voltage present at the LI pin crosses V<sub>OC AVGTH</sub>, the device detects an average OC (OC\_AVG) and immediately latches with all the mosfets of all the sections OFF (HiZ).



Typical design considers the intervention of the Average OC before the per-phase OC, leaving this last one as an extreme-protection in case of hardware failures in the external components. Typical design flow is the following:

- Define the maximum total output current (I<sub>OC\_AVGmax</sub>) according to system requirements
- Set  $I_{OC_TH}$  to 35 μA. This implies  $R_{OC_TH}$  = 33 kΩ (OC\_PHASE pin is fixed to 1.24 V and  $I_{OC_TH}$  is the current programmed through  $R_{OC_TH}$ ).
- Design R<sub>G</sub> resistor in order to have I<sub>INFOx</sub> = I<sub>OC\_TH</sub> when I<sub>OUT</sub> is about 10% higher than the I<sub>OC\_AVGmax</sub> current. It results:

$$R_{G} = \frac{(1.1 \cdot I_{OC\_AVGmax}) \cdot DCR}{N \cdot I_{OCTH}}$$

where N is the number of phases and DCR the DC resistance of the inductors.  ${\rm R}_{\rm G}$  should be designed in worst-case conditions.

 Design R<sub>OC\_AVG</sub> in order to have the OC\_AVG/LI pin voltage to V<sub>OC\_AVGTH</sub> at the desired maximum current I<sub>OC\_AVGmax</sub>. It results:

$$R_{OC\_AVG} = \frac{V_{OC\_AVGTH} \cdot R_{G}}{I_{OC\_AVGmax} \cdot DCR}$$

where  $V_{OC\_AVGTH}$  is typically 2.5 V and  $I_{OC\_AVGmax}$  is the AVG\_OC threshold desired.

- Adjust the defined values according to bench-test of the application.
- An additional capacitor in parallel to R<sub>OC\_AVG</sub> can be considered to add a delay in the protection intervention.
- Note: What previously listed is the typical design flow. In any case, custom design may require different settings and ratios between the per-phase OC threshold and the AVG OC threshold. Applications with huge ripple across inductors may required to set  $I_{OC_TH}$  to values higher than 35  $\mu$ A: in this case the threshold may be increased still keeping  $I_{OC_TH} < 50 \ \mu$ A.

#### 7.4.2 NB section

Since the NB section reads the current across low-side MOSFET, it limits the bottom of the NB inductor current entering in constant current until UV. In particular, since the device limits the valley of the inductor current, the ripple entity, when not negligible, impacts on the real OC threshold value and must be considered.

The device detects an over-current condition when the current information  $I_{ISEN}$  overcomes the fixed threshold of  $I_{OCTH_NB}$  (35µA typ). When this happens, the device keeps the low-side MOSFET on, also skipping clock cycles, until the threshold is crossed back and  $I_{ISEN}$  results being lower than the  $I_{OCTH_NB}$  threshold. After exiting the OC condition, the low-side MOSFET is turned off and the high-side is turned on with a duty cycle driven by the PWM comparator.

The section enters the quasi-constant-current operation: the low-side MOSFET stays ON until the current read becomes lower than  $I_{OCP_NB}$  skipping clock cycles. The high-side MOSFET can be then turned ON with a  $T_{ON}$  imposed by the control loop after the Low-Side MOSFET turn-off and the section works in the usual way until another OC event is detected. This means that the average current delivered can slightly increase in quasi-constant-cur-



rent operation since the current ripple increases. In fact, the ON time increases due to the OFF time rise because of the current has to reach the  $I_{OCP\_NB}$  bottom. The worst-case condition is when the ON time reaches its maximum value (see *Section 6.8*). When this happens, the section works in real constant current and the output voltage decrease as the load increase. Crossing the UV threshold causes the device to latch accordingly.

It can be observed that the peak current ( $I_{PEAK_NB}$ ) is greater than  $I_{OCP_NB}$  but it can be determined as follow:

$$I_{PEAK\_NB} = I_{OCP\_NB} + \frac{V_{IN} - V_{OUT(min)}}{L_{NB}} \cdot T_{ON(max)} = I_{OCP\_NB} + \frac{V_{IN} - V_{OUT(min)}}{L_{NB}} \cdot 0.40 \cdot T_{SW}$$

Where  $V_{OUT(min)}$  is the UV threshold, (inductor saturation must be considered). When that threshold is crossed, UV is detected. Cycle the power supply or the EN pin to restart operation.

The maximum average current during the constant-current behavior results (see Figure 14):

$$I_{MAX_NB} = I_{OCP_NB} + \frac{I_{PEAK} - I_{OCP_NB}}{2}$$

in this particular situation, the switching frequency for the NB section results reduced. The ON time is the maximum allowed  $T_{ON(max)}$  while the OFF time depends on the application:


$$T_{OFF} = L_{NB} \cdot \frac{I_{PEAK} - I_{OCP_NB}}{V_{OUT}} \qquad f = \frac{1}{T_{ON(max)} + T_{OFF}}$$

The trans conductance resistor  $R_{ISEN}$  can be designed considering that the section limits the inductor current ripple valley. Moreover the additional current due to the output filter charge during on-the-fly VID transitions must be considered.

$$R_{ISEN} = \frac{I_{OCP\_NB(max)} \cdot R_{dsON(max)}}{I_{OCTH\_NB(min)}}$$

where I<sub>OCP NB</sub> is defined above.

#### Figure 14. NB section - constant current operation



# 8 Main oscillator


The controller embeds a dual-oscillator: one section is used for the CORE and it is a multi phase programmable oscillator managing equal phase-shift among all phases and the other section is used for the NB section. Phase-shift between the CORE and NB ramps is automatically adjusted according to the CORE phase # programmed.

The internal oscillator generates the triangular waveform for the PWM charging and discharging with a constant current an internal capacitor. The switching frequency for each channel,  $F_{SW}$ , is internally fixed at 150 kHz: the resulting switching frequency for the CORE section at the load side results in being multiplied by N (number of configured phases).

The current delivered to the oscillator is typically 22  $\mu$ A (corresponding to the free running frequency  $F_{SW}$  = 150 kHz) and it may be varied using an external resistor ( $R_{OSC}$ ) typically connected between the OSC pin and SGND. Since the OSC pin is fixed at 1.240 V, the frequency is varied proportionally to the current sunk from the pin considering the internal gain of 6.8 kHz/ $\mu$ A (See *Figure 15*).

Connecting  $R_{OSC}$  to SGND the frequency is increased (current is sunk from the pin), according to the following relationships:

 $F_{SW} = 150 \text{kHz} + \frac{1.240 \text{V}}{\text{R}_{OSC}(\text{k}\Omega)} \cdot 6.8 \frac{\text{kHz}}{\mu\text{A}} = 150 \text{kHz} + \frac{8.432 \cdot 10^6}{\text{R}_{OSC}(\text{k}\Omega)}$ 



#### Figure 15. R<sub>OSC</sub> vs. switching frequency



# 9 System control loop compensation

The device embeds two separate and independent control loops for CORE and NB section. The control loop for NB section is a simple voltage-mode control loop with (optional) voltage positioning featured when DROOP pin is shorted with FB. The control loop for the CORE section also features a current-sharing loop to equalize the current carried by each of the configured phases.

The CORE control system can be modeled with an equivalent single-phase converter whose only difference is the equivalent inductor L/N (where each phase has an L inductor and N is the number of the configured phases). See *Figure 16*.




Figure 16. Equivalent control loop for NB and CORE sections

This means that the same analysis can be used for both the sections with the only exception of the different equivalent inductor value (L =  $L_{NB}$  for NB section and L =  $L_{CORE}/N$  for the CORE section) and the current reading gain ( $R_{DS(on)}/R_{ISEN}$  for NB section and DCR/R<sub>G</sub> for the CORE section).

The control loop gain results (obtained opening the loop after the COMP pin):

$$G_{LOOP}(s) = -\frac{PWM \cdot Z_F(s) \cdot (R_{LL} + Z_P(s))}{[Z_P(s) + Z_L(s)] \cdot \left[\frac{Z_F(s)}{A(s)} + \left(1 + \frac{1}{A(s)}\right) \cdot R_{FB}\right]}$$

Where:

- R<sub>LL</sub> is the equivalent output resistance determined by the droop function;
- Z<sub>P</sub>(s) is the impedance resulting by the parallel of the output capacitor (and its ESR) and the applied load R<sub>O</sub>;
- Z<sub>F</sub>(s) is the compensation network impedance;
- Z<sub>L</sub>(s) is the equivalent inductor impedance;
- A(s) is the error amplifier gain;
- PWM =  $\frac{9}{10} \cdot \frac{V_{IN}}{\Delta V_{OSC}}$  is the PWM transfer function.

The control loop gain for each section is designed in order to obtain a high DC gain to minimize static error and to cross the 0 dB axes with a constant -20 dB/Dec. slope with the desired crossover frequency  $\omega_T$ . Neglecting the effect of  $Z_F(s)$ , the transfer function has one zero and two poles; both the poles are fixed once the output filter is designed (LC filter resonance  $\omega_{LC}$ ) and the zero ( $\omega_{ESR}$ ) is fixed by ESR and the Droop resistance.






Figure 17. Control loop bode diagram and fine tuning (not in scale)

To obtain the desired shape an  $R_F-C_F$  series network is considered for the  $Z_F(s)$  implementation. A zero at  $\omega_F = 1/R_FC_F$  is then introduced together with an integrator. This integrator minimizes the static error while placing the zero  $\omega_F$  in correspondence with the L-C resonance assures a simple -20 dB/Dec. shape of the gain.

In fact, considering the usual value for the output filter, the LC resonance results to be at frequency lower than the above reported zero.

Compensation network can be simply designed placing  $\omega_F = \omega_{LC}$  and imposing the crossover frequency  $\omega_T$  as desired obtaining (always considering that  $\omega_T$  might be not higher than 1/10 th of the switching frequency  $F_{SW}$ ):

$$R_{F} = \frac{R_{FB} \cdot \Delta V_{OSC}}{V_{IN}} \cdot \frac{9}{10} \cdot \omega_{T} \cdot \frac{L}{N \cdot (R_{LL} + ESR)}$$
$$C_{F} = \frac{\sqrt{C_{O} \cdot L}}{R_{F}}$$

#### 9.1 Compensation network guidelines

The compensation network design assures to having system response according to the cross-over frequency selected and to the output filter considered: it is anyway possible to further fine-tune the compensation network modifying the bandwidth in order to get the best response of the system as follow (See *Figure 17*):

- Increase R<sub>F</sub> to increase the system bandwidth accordingly;
- Decrease R<sub>F</sub> to decrease the system bandwidth accordingly;
- Increase C<sub>F</sub> to move  $\omega_F$  to low frequencies increasing as a consequence the system phase margin.

Having the fastest compensation network gives not the confidence to satisfy the requirements of the load: the inductor still limits the maximum dl/dt that the system can afford. In fact, when a load transient is applied, the best that the controller can do is to "saturate" the duty cycle to its maximum (d<sub>MAX</sub>) or minimum (0) value. The output voltage dV/dt is then limited by the inductor charge / discharge time and by the output capacitance. In particular, the most limiting transition corresponds to the load removal since the inductor results being discharged only by V<sub>OUT</sub> (while it is charged by d<sub>MAX</sub>V<sub>IN</sub>-V<sub>OUT</sub> during a load appliance).

38/44

# 10 LTB Technology<sup>™</sup>

LTB Technology<sup>™</sup> further enhances the performances of dual-edge asynchronous systems by reducing the system latencies and immediately turning ON all the phases to provide the correct amount of energy to the load. By properly designing the LTB network as well as the LTB gain, the undershoot and the ring-back can be minimized also optimizing the output capacitors count. LTB Technology<sup>™</sup> applies only to the CORE section.

LTB Technology<sup>™</sup> monitors the output voltage through a dedicated pin detecting Load-Transients with selected dV/dt, it cancels the interleaved phase-shift, turning-on simultaneously all phases. it then implements a parallel, independent loop that reacts to load-transients bypassing E/A latencies.

LTB Technology<sup>™</sup> control loop is reported in *Figure 18*.




Figure 18. LTB Technology<sup>™</sup> control loop (CORE section)

The LTB detector is able to detect output load transients by coupling the output voltage through an  $R_{LTB}$  -  $C_{LTB}$  network. After detecting a load transient, the LTB Ramp is reset and then compared with the COMP pin level. The resulting duty-cycle programmed is then OR-ed with the PWMx signal of each phase by-passing the main control loop. All the phases will then be turned-on together and the EA latencies results bypassed as well.

Sensitivity of the load transient detector and the gain of the LTB Ramp can be programmed in order to control precisely both the undershoot and the ring-back.

Detector design. R<sub>LTB</sub> - C<sub>LTB</sub> is design according to the output voltage deviation dV<sub>OUT</sub> which is desired the controller to be sensitive as follow:

$$R_{LTB} = \frac{dV_{OUT}}{25\mu A} \qquad C_{LTB} = \frac{1}{2\pi \cdot N \cdot R_{LTB} \cdot F_{SW}}$$



 Gain design. Through the LTBGAIN pin it is possible to modify the slope of the LTB Ramp in order to modulate the entity of the LTB response once the LT has been detected. In fact, the response depends on the board design and its parasites requiring different actions from the controller.

Leaving the LTBGAIN pin floating, the maximum pulse-width is programmed. The slope of the LTB ramp will be equal to 1/2 of the OSC ramp slope.

Connecting R<sub>LTBGAIN</sub> to GND, the LTB Ramp slope can be modified as follow:

 $\text{LTBRamp}_{\text{Slope}} = \text{OSC}_{\text{Slope}} \cdot \left(1 + \frac{I_{\text{LTBGAIN}}}{I_{\text{OSC}}}\right)$ 

Where  $I_{LTBGAIN}$  is the current sunk from LTBGAIN pin and  $I_{OSC}$  is the OSC current (20µA plus the current sunk from the OSC pin).

LTB Technology<sup>TM</sup> Design Tips.

- Decrease R<sub>LTB</sub> to increase the system sensitivity making the system sensitive to smaller dV<sub>OUT</sub>.
- Increase C<sub>LTB</sub> to increase the system sensitivity making the system sensitive to higher dV/dt.
- Increase R<sub>LTBGAIN</sub> to increase the width of the LTB pulse reducing the system ring-back.



# 11 Layout guidelines

Layout is one of the most important things to consider when designing high current applications. A good layout solution can generate a benefit in lowering power dissipation on the power paths, reducing radiation and a proper connection between signal and power ground can optimize the performance of the control loops.

Two kind of critical components and connections have to be considered when laying-out a VRM based on L6740L: power components and connections and small signal components connections.

#### 11.1 Power components and connections

These are the components and connections where switching and high continuous current flows from the input to the load. The first priority when placing components has to be reserved to this power section, minimizing the length of each connection and loop as much as possible. To minimize noise and voltage spikes (EMI and losses) these interconnections must be a part of a power plane and anyway realized by wide and thick copper traces: loop must be anyway minimized. The critical components, i.e. the power transistors, must be close one to the other. The use of multi-layer printed circuit board is recommended.

Since L6740L uses external drivers to switch the power MOSFETs, check the selected driver documentation for informations related to proper layout for this part.

#### 11.2 Small signal components and connections

These are small signal components and connections to critical nodes of the application as well as bypass capacitors for the device supply. Locate the bypass capacitor close to the device and refer sensible components such as frequency set-up resistor  $R_{OSC}$ , offset resistor (both sections) and OVP resistor  $R_{OVP}$  to SGND. Star grounding is suggested: connect SGND to PGND plane in a single point to avoid that drops due to the high current delivered causes errors in the device behavior.

VSEN pin filtered vs. SGND helps in reducing noise injection into device and EN pin filtered vs. SGND helps in reducing false trip due to coupled noise: take care in routing driving net for this pin in order to minimize coupled noise.

Remote Buffer Connection must be routed as parallel nets from the FBG/FBR pins to the load in order to avoid the pick-up of any common mode noise. Connecting these pins in points far from the load will cause a non-optimum load regulation, increasing output tolerance.

Locate current reading components close to the device. The PCB traces connecting the reading point must use dedicated nets, routed as parallel traces in order to avoid the pick-up of any common mode noise. It's also important to avoid any offset in the measurement and, to get a better precision, to connect the traces as close as possible to the sensing elements. Symmetrical layout is also suggested. Small filtering capacitor can be added, near the controller, between V<sub>OUT</sub> and SGND, on the CSx- line when reading across inductor to allow higher layout flexibility.



# 12 TQFP48 mechanical data and package dimensions




Figure 19. TQFP48 mechanical data and package dimensions



5

# 13 Revision history

#### Table 13. Document revision history

Date	Revision	Changes
07-Jun-2007	1	First release
01-Aug-2007	2	Databrief updated to datasheet
22-Sep-2008	3	Updated coverpage



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

44/44

