# 1-W High-Voltage Switchmode Regulator 

## FEATURES

- CCITT Compatible
- Current-Mode Control
- Low Power Consumption (less than 5 mW )
- 10- to 120-V Input Range
- 200-V, 250-mA MOSFET
- Internal Start-Up Circuit
- Current-Mode Control
- SHUTDOWN and RESET


## DESCRIPTION

The Si9105 high-voltage switchmode regulator is a monolithic $\mathrm{BiC} / \mathrm{DMOS}$ integrated circuit which contains most of the components necessary to implement a high-efficiency dc/dc converter in ISDN terminals up to 3 watts. A $0.5-\mathrm{mA}$ max supply current makes possible the design of a dc/dc converter with $60 \%$ efficiency at 25 mW , therefore meeting the recommended performance under the CCITT I. 430 specifications.

This device may be used with an appropriate transformer to implement isolated flyback power converter topologies to provide single or multiple regulated dc outputs (i.e., $\pm 5 \mathrm{~V}$ ).

The Si9105 is available in both standard and lead (Pb)-free 16 -pin wide-body SOIC, 14-pin plastic DIP and 20-pin PLCC packages which are specified to operate over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM



## Vishay Siliconix

## ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to - $\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\mathrm{CC}}<+\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$ |  |
| :---: | :---: |
| $V_{C C}$ | 15 V |
| $+\mathrm{V}_{\text {IN }}$ | 120 V |
| $V_{\text {DS }}$ | 200 V |
| $\mathrm{I}_{\mathrm{D}}$ (Peak) (300 $\mu \mathrm{s}$ pulse, 2\% duty cycle) | 2 A |
| $\mathrm{I}_{\mathrm{D}}$ (rms) | 250 mA |
| Logic Inputs (RESET, |  |
| SHUTDOWN, OSC IN) | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Linear Inputs (FEEDBACK, SOURCE) | -0.3 V to 7 V |
| HV Pre-Regulator Input Current (continuous) | 5 mA |
| Storage Temperature | -65 to $125^{\circ} \mathrm{C}$ |
| Operating Temperature | -40 to $85^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $150^{\circ} \mathrm{C}$ |


| Power Dissipation (Package) ${ }^{\text {a }}$ |  |
| :---: | :---: |
| 14-Pin Plastic DIP (J Suffix) ${ }^{\text {b }}$ | 750 mW |
| 16-Pin Plastic Wide-Body SOIC (W Suffix) ${ }^{\text {c }}$ | 900 mW |
| 20-Pin PLCC ( N Suffix) ${ }^{\text {d }}$ | 1400 mW |
| Thermal Impedance ( $\Theta_{\mathrm{JA}}$ ) |  |
| 14-Pin Plastic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $167^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| 16-Pin Plastic Wide-Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . $140^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| 20-Pin PLCC | $90^{\circ} \mathrm{C} / \mathrm{W}$ |

Notes Device mounted with all leads soldered or welded to PC board.
b. Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
c. Derate $7.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
d. Derate $11.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE

| Voltages Referenced to - $\mathrm{V}_{\text {IN }}$ |  |
| :---: | :---: |
| $V_{C C}$ | 10 V to 13.5 V |
| + $\mathrm{V}_{\text {IN }}$ | . 10 V to 120 V |
| fosc | 40 kHz to 1 MHz |

```
Rosc
\(25 \mathrm{k} \Omega\) to \(1 \mathrm{M} \Omega\)
Linear Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to \(\mathrm{V}_{\mathrm{CC}}-3 \mathrm{~V}\)
Digital Inputs ............................................................ . . 0 to \(V_{C C}\)
```


## SPECIFICATIONS ${ }^{\text {a }}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\text {IN }}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\text {IN }}=48 \mathrm{~V} \\ \mathrm{R}_{\text {BIAS }}=820 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{OSC}}=910 \mathrm{k} \Omega \end{gathered}$ | Limits |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Temp ${ }^{\text {b }}$ | Minc | Typ ${ }^{\text {d }}$ | Max ${ }^{\text {c }}$ |  |
| Reference |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{R}}$ | $\begin{gathered} \text { OSC IN }=V_{\text {IN }}(\text { OSC Disabled }) \\ R_{L}=10 \mathrm{M} \Omega \end{gathered}$ | Room | 3.92 | 4.00 | 4.08 | V |
| Output Impedance ${ }^{\text {e }}$ | $\mathrm{Z}_{\text {OUT }}$ | OSC IN $=-\mathrm{V}_{\text {IN }}$ | Room | 15 | 300 | 45 | k $\Omega$ |
| Short Circuit Current | ISREF | OSC IN $=-\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {REF }}=-\mathrm{V}_{\text {IN }}$ | Room | 70 | 100 | 130 | $\mu \mathrm{A}$ |
| Temperature Stabilitye | TREF | OSC IN = - $\mathrm{V}_{\text {IN }}$ | Full |  | 0.25 | 1.0 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Long Term Stability ${ }^{\text {e }}$ |  | $\mathrm{t}=1000 \mathrm{hrs}, \mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | Room |  | 5.00 | 25.00 | mV |
| Oscillator |  |  |  |  |  |  |  |
| Maximum Frequency ${ }^{\text {e }}$ | $\mathrm{f}_{\text {MAX }}$ | R ${ }_{\text {OSC }}=0$ | Room | 1 | 3 |  | MHz |
| Initial Accuracy | $\mathrm{f}_{\text {OSC }}$ | See Note e | Room | 32 | 40 | 48 | kHz |
| Voltage Stability | $\Delta \mathrm{f} / \mathrm{f}$ | $\Delta \mathrm{f} / \mathrm{f}=\mathrm{f}(13.5 \mathrm{~V})-\mathrm{f}(9.5 \mathrm{~V}) / \mathrm{f}(9.5 \mathrm{~V})$ | Room |  | 10 | 15 | \% |
| Temperature Coefficient ${ }^{\text {e }}$ | Tosc |  | Full |  | 200 | 500 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Error Amplifier |  |  |  |  |  |  |  |
| Feedback Input Voltage | $V_{\text {FB }}$ | FB Tied to COMP OSC IN = - $\mathrm{V}_{\mathrm{IN}}$ (OSC Disabled) | Room | 3.96 | 4 | 4.04 | V |
| Input BIAS Current | $\mathrm{I}_{\text {FB }}$ | OSC IN = - $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}$ | Room |  | 25 | 500 | nA |
| Open Loop Voltage Gaine | $A_{\text {VOL }}$ | OSC IN $=-\mathrm{V}_{\text {IN }}$ (OSC Disabled) | Room | 60 | 80 |  | dB |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | OSC IN = - $\mathrm{V}_{\text {IN }}$ | Room |  | $\pm 15$ | $\pm 40$ | mV |
| Unity Gain Bandwidth ${ }^{\text {e }}$ | BW |  | Room | 0.5 | 0.8 |  | MHz |
| Dynamic Output Impedance | Z OUT |  | Room |  | 1 |  | k $\Omega$ |
| Output Current | Iout | Source ( $\mathrm{V}_{\mathrm{FB}}=3.4 \mathrm{~V}$ ) | Room |  | -1.2 | -0.32 | mA |
|  |  | Sink ( $\mathrm{V}_{\mathrm{FB}}=4.5 \mathrm{~V}$ ) | Room | 0.05 | 0.08 |  |  |
| Power Supply Rejection | PSRR | $10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 13.5 \mathrm{~V}$ | Room |  | 70 |  | dB |

## SPECIFICATIONS ${ }^{\mathbf{a}}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \text { DISCHARGE }=-\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V},+\mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V} \\ \mathrm{R}_{\mathrm{BIAS}}=820 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{OSC}}=910 \mathrm{k} \Omega \end{gathered}$ | Limits |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Temp ${ }^{\text {b }}$ | Minc | Typ ${ }^{\text {d }}$ | Max ${ }^{\text {c }}$ |  |
| Current Limit |  |  |  |  |  |  |  |
| Threshold Voltage | $V_{\text {SOURCE }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=100 \Omega \text { from DRAIN to } \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V} \end{gathered}$ | Room | 0.8 | 1.0 | 1.2 | V |
| Delay to Outpute | $t_{d}$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ from DRAIN to $\mathrm{V}_{\mathrm{CC}}$ $\mathrm{V}_{\text {SOURCE }}=1.5 \mathrm{~V}$, See Figure 1 | Room |  | 200 | 300 | ns |
| Input Voltage | $+\mathrm{V}_{\text {IN }}$ | $\mathrm{I}_{\mathrm{IN}}=10 \mu \mathrm{~A}$ | Room | 120 |  |  | V |
| Input Leakage Current | $+_{\text {IN }}$ | $\mathrm{V}_{\mathrm{CC}} \geq 10 \mathrm{~V}$ | Room |  |  | 10 | $\mu \mathrm{A}$ |
| Pre-Regulator Start-Up Current | IStaRT | Pulse Width $\leq 300 \mu \mathrm{~s}, \mathrm{~V}_{\mathrm{CC}}=7 \mathrm{~V}$ | Room | 8 | 15 |  | mA |
| $\mathrm{V}_{\mathrm{CC}}$ Pre-Regulator <br> Turn-Off Threshold Voltage | $V_{\text {REG }}$ | $I_{\text {PRE-REGULATOR }}=10 \mu \mathrm{~A}$ | Room | 7.5 | 9.3 | 9.7 | V |
| Undervoltage Lockout | V UVLO | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega \text { from DRAIN to } \mathrm{V}_{\mathrm{CC}} \\ & \text { See Detailed Description } \end{aligned}$ | Room | 7.0 | 8.7 | 9.2 |  |
| $\mathrm{V}_{\text {REG }}-\mathrm{V}_{\text {UVLO }}$ | $\mathrm{V}_{\text {DELTA }}$ |  | Room | 0.25 | 0.5 |  |  |
| Supply |  |  |  |  |  |  |  |
| Supply Current | $I_{\text {cc }}$ |  | Room |  | 0.35 | 0.5 | mA |
| Bias Current | IBIAS |  | Room |  | 7.5 |  | $\mu \mathrm{A}$ |
| SHUTDOWN Delay | $\mathrm{t}_{\text {SD }}$ | $\mathrm{V}_{\text {SOURCE }}=-\mathrm{V}_{\text {IN }}$, See Figure 2 | Room |  | 50 | 100 | ns |
| SHUTDOWN Pulse Width | tsw | See Figure 3 | Room | 50 |  |  |  |
| RESET Pulse Width | $\mathrm{t}_{\text {RW }}$ |  | Room | 50 |  |  |  |
| Latching Pulse Width SHUTDOWN and RESET Low | tLW |  | Room | 25 |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | Room |  |  | 2.0 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | Room | 8.0 |  |  |  |
| Input Current, Input Voltage High | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ | Room |  | 1 | 5 | $\mu \mathrm{A}$ |
| Input Current. Input Voltage Low | ILL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | Room | -35 | -25 |  |  |
| MOSFET Switch |  |  |  |  |  |  |  |
| Breakdown Voltage | V (BR) DSS | $\mathrm{I}_{\text {DRAIN }}=100 \mu \mathrm{~A}$ | Full | 200 | 220 |  | V |
| Drain-Source On Resistance ${ }^{9}$ | $\mathrm{r}_{\text {DS }}$ (on) | $\mathrm{I}_{\text {DRAIN }}=100 \mathrm{~mA}$ | Room |  | 5 | 7 | $\Omega$ |
| Drain Off Leakage Current | IDSS | $\mathrm{V}_{\text {DRAIN }}=100 \mathrm{~V}$ | Room |  |  | 10 | $\mu \mathrm{A}$ |
| Drain Capacitance | $\mathrm{C}_{\text {DS }}$ |  | Room |  | 35 |  | pF |

## Notes

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. Room $=25^{\circ} \mathrm{C}$, Cold and $\mathrm{Hot}=$ as determined by the operating temperature suffix.
c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing
e. Guaranteed by design, not subject to production test.
f. CStRAY Pin $8=\leq 5 \mathrm{pF}$
g. Temperature coefficient of $r_{\mathrm{DS}(o n)}$ is $0.75 \%$ per ${ }^{\circ} \mathrm{C}$, typical.

## Vishay Siliconix

## TIMING WAVEFORMS



FIGURE 1.


FIGURE 2.


FIGURE 3.

## TYPICAL CHARACTERISTICS

Output Switching Frequency vs. Oscillator Resistance

rosc - Oscillator Resistance ( $\Omega$ )
FIGURE 4.

## PIN CONFIGURATIONS



| PIN DESCRIPTION |  |  |  |
| :---: | :---: | :---: | :---: |
| Function | Pin Number |  |  |
|  | 14-Pin Plastic DIP | 16-Pin SOIC | 20-Pin PLCC |
|  | 4 | 1 | 7 |
| $-\mathrm{V}_{\text {IN }}$ | 5 | 2 | 8 |
| $\mathrm{~V}_{\text {CC }}$ | 6 | 4 | 9 |
| OSC $_{\text {OUT }}$ | 7 | 5 | 10 |
| OSC $_{\text {IN }}$ | 8 | 6 | 11 |
| DISCHARGE | 9 | 7 | 12 |
| $\mathrm{~V}_{\text {REF }}$ | 10 | 8 | 14 |
| SHUTDOWN | 11 | 9 | 16 |
| RESET | 12 | 10 | 17 |
| COMP | 13 | 12 | 18 |
| FB | 14 | 13 | 20 |
| BIAS | 1 | 14 | 2 |
| $+V_{\text {IN }}$ | 2 | 16 | 3 |
| DRAIN | 3 | 3,15 | 5 |
| NC |  |  | $1,4,6,13,15,19$ |


| ORDERING INFORMATION |  |  |  |
| :--- | :--- | :---: | :---: |
| Standard <br> Part Number | Lead (Pb)-Free <br> Part Number | Package | Temperature <br> Range |
| Si9105DJ02 | Si9105DJ02-E3 | PDIP-14 |  |
| Si9105DW |  | SOIC-16 (WB) | -40 to $85^{\circ} \mathrm{C}$ |
| Si9105DW-T1 <br> (With Tape and Reel) | Si9905DW-T1-E3 <br> (With Tape and Reel) |  |  |
| Si9105DN02 | Si9105DN02-E3 |  |  |

## DETAILED DESCRIPTION

## Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9105 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+\mathrm{V}_{\text {IN }}$ will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\mathrm{CC}}$. This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the $\mathrm{V}_{\mathrm{CC}}$ pin. The constant current is disabled when $\mathrm{V}_{\mathrm{CC}}$ exceeds 9.3 V . If $\mathrm{V}_{\mathrm{CC}}$ is not forced to exceed the $9.3-\mathrm{V}$ threshold, then $\mathrm{V}_{\mathrm{CC}}$ will be regulated to a nominal value of 9.3 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until $\mathrm{V}_{\mathrm{CC}}$ exceeds the undervoltage lockout threshold (typically 8.7 V ). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to $\mathrm{V}_{\mathrm{CC}}$ such that the constant current source is always disabled.

## BIAS

To properly set the bias for the Si9105, a 820-k $\Omega$ resistor should be tied from BIAS to $-\mathrm{V}_{\mathrm{IN}}$. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally $7.5 \mu \mathrm{~A}$.

## Reference Section

The reference section of the Si 9105 consists of a temperature compensated buried zener and trimmable divider network.

The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V . The trimming procedure that is used on the Si9105 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1 \%$ of 4 V . This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

## Error Amplifier

Closed-loop regulation is provided by the error amplifier, whose 1-k dynamic output impedance enables it to be used with feedback compensation (unlike transconductance amplifiers). A MOS differential input stage provides for low input current. The noninverting input to the error amplifier $\left(V_{R E F}\right)$ is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

## Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Typical Characteristics graph of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-\mathrm{V}_{\mathrm{IN}}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to a maximum of $50 \%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a $5-\mathrm{V}$ pulse amplitude and $0.5-\mu \mathrm{s}$ pulse width, typical values would be 100 pF in series with $3 \mathrm{k} \Omega$ to OSC IN.

## DETAILED DESCRIPTION (CONT'D)

## $\overline{\text { SHUTDOWN and RESET }}$

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and can be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN pin to provide variable shutdown time.

## Output Switch

The output switch is a $7-\Omega, 200-\mathrm{V}$ lateral DMOS transistor. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si 9105 is connected internally to $-\mathrm{V}_{\mathrm{IN}}$ and is independent of the SOURCE.

Table 1: Truth Table for the $\overline{\text { SHUTDOWN }}$ and RESET Pins

| SHUTDOWN | RESET | Output |
| :---: | :---: | :---: |
| H | H | Normal Operation |
| H | $\boldsymbol{Z}$ | Normal Operation (No Change) |
| L | H | Off (Not Latched) |
| L | L | Off (Latched) |
| $\boldsymbol{F}$ | L | Off (Latched, No Change) |

## APPLICATIONS



FIGURE 5. CCITT Compatible ISDN Terminal Power Supply

[^0]
## SOIC (WIDE-BODY): 16-LEAD (POWER IC ONLY)



All Dimensions In Inches

## PLCC: 20-LEAD (POWER IC ONLY)



| Dim | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
|  | 4.20 | 4.57 | 0.165 | 0.180 |
| $\mathbf{A}_{\mathbf{1}}$ | 2.29 | 3.04 | 0.090 | 0.120 |
| $\mathbf{A}_{\mathbf{2}}$ | 0.51 | - | 0.020 | - |
| $\mathbf{B}$ | 0.331 | 0.553 | 0.013 | 0.021 |
| $\mathbf{B}_{\mathbf{1}}$ | 0.661 | 0.812 | 0.026 | 0.032 |
| $\mathbf{D}$ | 9.78 | 10.03 | 0.385 | 0.395 |
| $\mathbf{D}_{\mathbf{1}}$ | 8.890 | 9.042 | 0.350 | 0.356 |
| $\mathbf{D}_{\mathbf{2}}$ | 7.37 | 8.38 | 0.290 | 0.330 |
| $\mathbf{e}_{\mathbf{1}}$ | 1.27 BSC |  |  |  |
| ECN: S-40081-Rev. A, 02-Feb-04 |  |  |  |  |
| DWG: 5917 |  |  |  |  |

## PDIP: 14-LEAD (POWER IC ONLY)



| Dim | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| $\mathbf{A}_{\mathbf{1}}$ | 0.31 | 5.08 | 0.150 | 0.200 |
| $\mathbf{B}$ | 0.38 | 0.51 | 0.015 | 0.020 |
| $\mathbf{B}_{\mathbf{1}}$ | 0.89 | 1.65 | 0.035 | 0.065 |
| $\mathbf{C}$ | 0.20 | 0.30 | 0.008 | 0.012 |
| $\mathbf{D}$ | 17.27 | 19.30 | 0.680 | 0.760 |
| $\mathbf{E}$ | 7.62 | 8.26 | 0.300 | 0.325 |
| $\mathbf{E}_{\mathbf{1}}$ | 5.59 | 7.11 | 0.220 | 0.280 |
| $\mathbf{e}_{\mathbf{1}}$ | 2.29 | 2.79 | 0.090 | 0.110 |
| $\mathbf{e}_{\mathbf{A}}$ | 7.37 | 7.87 | 0.290 | 0.310 |
| $\mathbf{L}$ | 2.79 | 3.81 | 0.110 | 0.150 |
| $\mathbf{Q}_{\mathbf{1}}$ | 1.27 | 2.03 | 0.050 | 0.080 |
| $\mathbf{S}$ | 1.02 | 2.03 | 0.040 | 0.080 |
| ECN: S-40081-Rev. A, 02-Feb-04 |  |  |  |  |
| DWG: 5919 |  |  |  |  |

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.


[^0]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70003.

