



# 250-mA Adjustable, Low Dropout Regulator

# **DESCRIPTION**

The SiP21110 BiCMOS 250 mA LDO voltage regulators are the perfect choice for low battery operated low powered applications. An ultra low ground current and low dropout voltage of 225 mV at 250 mA load helps to extend battery life for portable electronics.

The SiP21110 output is adjusted with an external resistor network.

The regulator allows stable operation with very small ceramic output capacitors, reducing board space and component cost. It is designed to maintain regulation while delivering 330 mA typical peak current upon turn-on. During start-up, an active pull-down circuit improves the output transient response and regulation. In shutdown mode, the output automatically discharges to ground through a 100  $\Omega$  NMOS.

The SiP21110 are available in TSOT23-5L packages for operation over the industrial operation range (- 40  $^{\circ}$ C to + 85  $^{\circ}$ C).


### **FEATURES**

- TSOT23-5L (3.05 mm x 2.85 mm x 1.0 mm)
- 1.0 % output voltage accuracy at 25 °C
- Low dropout voltage: 225 mV at 250 mA
- 35 μA (typical) ground current in 1 mA load
- 1 μA maximum shutdown current at 85 °C
- · Output auto discharge in shutdown mode
- Built-in short circuit (500 mA typical) and thermal protection (160 °C typical)
- 40 °C to + 125 °C junction temperature range for operation
- · Uses low ESR ceramic capacitors
- · Compliant to RoHS Directive 2002/95/EC

### **APPLICATIONS**

- · Cellular phones, wireless handsets
- PDAs
- · MP3 players
- · Digital cameras
- Pagers
- Wireless modem
- Noise-sensitive electronic systems

# TYPICAL APPLICATION CIRCUIT



Document Number: 69921 S09-1046-Rev. C, 08-Jun-09



ABSOLUTE MAXIMUM RATINGS				
Parameter	Limit	Unit		
Input Voltage, V <sub>IN</sub> to GND	- 0.3 to 6.5	V		
V <sub>EN</sub> (See Detailed Description)	- 0.3 to 6.5			
Output Current (I <sub>OUT</sub> )	Short Circuit Protected			
Output Voltage (V <sub>OUT</sub> )	- 0.3 to V <sub>IN</sub> + 0.3	V		
Package Power Dissipation (P <sub>D</sub> ) <sup>a</sup>	305	mW		
Package Thermal Resistance (θ <sub>JA</sub> ) <sup>b</sup>	180	°C/W		
Maximum Junction Temperature, T <sub>J(max)</sub>	125			
Storage Temperature, T <sub>STG</sub>	- 65 to 150	°C		
Lead Temperature, T <sub>L</sub> <sup>c</sup>	260			

# Notes:

- a. Derate 5.5 mW/°C above  $T_A$  = 70 °C. b. Device mounted with all leads soldered or welded to multilayer 1S2P PC board.
- c. Soldering for 5 s.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE				
Parameter	Limit	Unit		
Input Voltage, V <sub>IN</sub>	2.2 to 6	V		
Operating Ambient Temperature T <sub>A</sub>	- 40 to 85	°C		




		Test Conditions Unless Specified						
		$V_{IN} = V_{OUT(nom)} + 1 V = V_{EN}$						
		$V_{OUT} = 2.8 \text{ V, } C_{IN} = 1  \mu\text{F, } C_{OUT} = 1  \mu\text{F}$						
Parameter	Symbol	- 40 °C < $T_A$ < 85 °C for Full Temp.	Temp.a	Min.b	Typ. <sup>c</sup>	Max. <sup>b</sup>	Unit	
Input Voltage Range	$V_{IN}$		Full	2.2		6		
Feedback Voltage	٧		Room	1.188	1.2	1.212	v	
	V <sub>Adj</sub>		Full	1.170		1.23	_ v	
Output Voltage Range <sup>f</sup>	$V_{OUTR}$		Full	1.3		5		
Output Voltage Accuracy	V <sub>OUT</sub>	$V_{OLIT} = 2.8 \text{ V, } I_{L} = 1 \text{ mA}$	Room	- 1		1	%	
, ,		001	Full	- 2.5		2.5		
Line Regulation	LNR	$V_{IN}$ range 3.8 V to 6 V, $I_L = 1$ mA	Room		0.025	0.2	%/V	
Load Regulation	LDR	$V_{\text{IN}}$ 3.8 V, $I_{\text{L}}$ step 1 mA to 250 mA	Room		0.001		%/mA	
Dropout Voltage <sup>d</sup>	V <sub>DO</sub>	I <sub>1</sub> = 250 mA	Room	180	225	300	mV	
	V DO	1 <u> </u>	Full			390		
Ground Current <sup>e</sup>	I <sub>GND</sub> —	$V_{IN}$ 3.8 V, $I_L = 1$ mA	Room		35	75	μΑ	
			Full			85		
		V <sub>IN</sub> 3.8 V, I <sub>L</sub> = 250 mA	Room		39	75		
			Full			85		
Shutdown Current	I <sub>VINLKG</sub>		Full		0.035	1		
Output Current Limit	I <sub>O-Limit</sub>	V <sub>O</sub> = 0 V	Room	275	500	800	mA	
EN Input Current	I <sub>EN</sub>	EN = V <sub>IN</sub> = 6 V	Full		0.004	1	μΑ	
EN Pin Input Voltage	V <sub>ENH</sub>	minimum V <sub>EN</sub> output on	Full	1.2			W	
EN FIII IIIput Voltage	$V_{ENL}$	maximum V <sub>EN</sub> output off	Full			0.4	V	
Auto Discharge Resistance	R <sub>DIS</sub>	V <sub>OUT</sub> = 2 V	Room		100		Ω	
Thermal Shutdown Junction Temperature	T <sub>JSD</sub>	minimum V <sub>EN</sub> output on	Full		160		°C	
Thermal Hysteresis	T <sub>HYST</sub>	maximum V <sub>EN</sub> output off	Full		20		°C	
Output Noise Voltage (RMS)	e <sub>N</sub>	BW = 10 Hz to 100 kHz, 1 mA < I <sub>OUT</sub> < 250 mA	Room		350		μV	
	PSRR	f = 1 kHz, I <sub>OUT</sub> = 10 mA			72			
Ripple Rejection		f = 10 kHz, I <sub>OUT</sub> = 10 mA			53		dB	
		f = 100 kHz, I <sub>OUT</sub> = 10 mA			38		$\exists$	
Output Voltage Turn-On Time	t <sub>on</sub>	EN to V <sub>OUT</sub> delay; I <sub>OUT</sub> = 1 mA	Room		70		μs	

#### Notes:

- a. Room = 25 °C, Full = 40 °C to 85 °C. Derate 5.5 mW/°C for SiP21110 above  $T_A$  = 70 °C.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. Dropout voltage is defined as the input-to-output differential voltage at which the output voltage drops 2 % below its nominal value with constant load. For outputs = 2.2 V, dropout voltage is not applicable due to 2.2 V minimum input voltage requirement.
- e. Ground current is specified for normal operation as well as "drop-out" operation.
- f. The LDO output range is confined to 2.5 V minimum and 5.0 V maximum as a result of min V<sub>IN</sub> is 2.2 V. For linear regulator outputs where the output voltages is less than 2.5 V the dropout voltage does not apply.

# VISHAY

# **TIMING WAVEFORMS**



# **PIN CONFIGURATION**



TSOT23-5L Package

Figure 2.


PIN DESCRIPTION					
Pin Number	Name	Function			
3	EN	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to $V_{\text{IN}}$ if unused.			
3	3 EN	Do not leave floating.			
2	GND	Ground pin. For better thermal capability, directly connected to large ground plane.			
1	V <sub>IN</sub>	Input supply pin. Bypass this pin with a 1 μF ceramic or tantalum capacitor to ground.			
5	V <sub>OUT</sub>	Output voltage. Connect C <sub>OUT</sub> between this pin and ground.			
4	Adj	Adjust input pin. Connect feedback resistors to program the output voltage for trim value of 1.2 V.			

ORDERING INFORMATION					
Part Number	Marking	Temperature Range	Package		
SiP21110DT-T1-E3	AC	- 40 °C to 85 °C	TSOT23-5L		







# **TYPICAL CHARACTERISTICS**




 $V_{OUT}$  vs.  $I_{LOAD}$  vs. Temperature





1.210 1.205 1.200 V<sub>ADU</sub> (V) 1.195 1.190 1.185 - 50 - 25 0 25 50 75 125 100 Temperature (°C)


V<sub>ADJ</sub> vs. Temperature



3.00 2.50  $I_{OUT} = 0 \text{ mA}$ 2.00 V<sub>OUT</sub> (V) 1.50 I<sub>OUT</sub> = 250 mA 1.00 0.50  $V_{OUT} = 2.8 \text{ V}$ 0.00 2.00 0.00 1.00 3.00 4.00 5.00 6.00  $V_{IN}(V)$  $V_{OUT}$  vs.  $V_{IN}$ 


# VISHAY

# **TYPICAL CHARACTERISTICS**







### TYPICAL OPERATING WAVEFORMS




 $\label{eq:VOUT} 100~\mu\text{s/div}$   $\label{eq:VOUT} \text{V}_{\text{OUT}} = 1.2~\text{V},~\text{V}_{\text{IN}} = 2.2~\text{V},~\text{I}_{\text{OUT}} = 10~\text{mA}~\text{to}~150~\text{mA}$  Load Transient Response




 $100~\mu s/div$   $V_{OUT}=3.3~V,~V_{IN}=4.3~V,~I_{OUT}=10~mA$  to 250 mA Load Transient Response




 $V_{OUT} = 1.2 \text{ V, } V_{IN} = 2.2 \text{ V, } I_{OUT} = 10 \text{ mA to } 250 \text{ mA} \\ \text{Load Transient Response}$ 



 $\label{eq:VOUT} 100~\mu\text{s/div}$   $\label{eq:VOUT} \text{V}_{\text{OUT}} = 1.2~\text{V},~\text{V}_{\text{IN}} = 2.2~\text{V},~\text{I}_{\text{OUT}} = 50~\text{mA}~\text{to}~250~\text{mA}$  Load Transient Response




 $V_{OUT} = 3.3 \text{ V}, V_{IN} = 4.3 \text{ V}, I_{OUT} = 10 \text{ mA} \text{ to } 150 \text{ mA}$ Load Transient Response




 $\label{eq:VOUT} 100~\mu\text{s/div}$   $\label{eq:VOUT} \text{V}_{\text{OUT}} = 4.5~\text{V}, \, \text{V}_{\text{IN}} = 5.5~\text{V}, \, \text{I}_{\text{OUT}} = 10~\text{mA to } 150~\text{mA}$  Load Transient Response

# VISHAY


# **TYPICAL OPERATING WAVEFORMS**



100 µs/div  $V_{OUT} = 4.5 \text{ V, } V_{IN} = 5.5 \text{ V, } I_{OUT} = 150 \text{ mA to } 250 \text{ mA} \\ Load Transient Response}$ 




 $100~\mu s/div$   $V_{OUT}$  = 3.3 V,  $V_{IN}$  = 4.3 V,  $I_{OUT}$  = 150 mA to 250 mA Load Transient Response




V<sub>OUT</sub> = 4.5 V, V<sub>IN</sub> = 5.5 V, I<sub>OUT</sub> = 10 mA to 250 mA Load Transient Response




# **TYPICAL OPERATING WAVEFORMS**




100 µs/div V<sub>OUT</sub> = 1.2 V, I<sub>OUT</sub> = 250 mA, V<sub>IN</sub> = 2.2 V to 2.7 V Line Transient Response




500 μs/div V<sub>OUT</sub> = 4.5 V, I<sub>OUT</sub> = 250 mA, V<sub>IN</sub> = 5.5 V to 6 V Line Transient Response



500 µs/div  ${\rm V_{OUT}=3.3~V,~I_{OUT}=250~mA,~V_{IN}=4.3~V~to~4.8~V}\\ {\rm Line~Transient~Response}$ 



 $500~\mu s/div$   $V_{OUT}$  = 1.2 V,  $I_{OUT}$  = 250 mA,  $V_{IN}$  = 2.2 V to 3.2 V Line Transient Response



V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 250 mA, V<sub>IN</sub> = 4.3 V to 5.3 V Line Transient Response

# VISHAY.

### **FUNCTIONAL BLOCK DIAGRAM**




Figure 3.

### **DETAILED DESCRIPTION**

As shown in the block diagram, the circuit consists of a bandgap reference, error amplifier, P-channel pass transistor and an internal feedback resistor voltage divider, which is used to monitor and control the output voltage.

A constant 1.2 V bandgap reference voltage is applied to the non-inverting input of the error amplifier. The error amplifier compares this reference with the feedback voltage on its inverting input and amplifies the difference. If the feedback voltage is lower than the reference voltage, the pass-transistor gate is pulled low. This increases the PMOS's gate to source voltage and allows more current to pass through the transistor to the output which increases the output voltage. Conversely, if the feedback voltage is higher than the reference voltage, the pass transistor gate is pulled high, decreasing the gate-to-source voltage, thereby allowing less current to pass to the output and causing it to drop.


# **Internal P-Channel Pass Transistor**

A 0.9  $\Omega$  (typical) P-channel MOSFET is used as the pass transistor for SiP21110. The MOSFET transistor offers many advantages over the more, formerly, common PNP pass transistor designs, which ultimately result in longer battery lifetime. The main disadvantage of PNP pass transistors is that they require a certain base current to stay on, which significantly increases under heavy load conditions. In addition, during dropout, when the pass transistor saturates, the PNP regulators waste considerable current. In contrast, P-channel MOSFETS require virtually zero-base drive and do not suffer from the stated problems. These savings in base drive current translate to lower quiescent current which is typical around 35  $\mu$ A as shown in the *Typical Characteristics*.

# Shutdown and Auto-Dischage/No-Discharge

Bringing the EN voltage low will place the part in shutdown mode where the device output enters a high-impedance state and the quiescent current is reduced to below 1  $\mu\text{A}$ , reducing the drain on the battery in standby mode and increasing standby time. Connect EN pin to input for normal operation. The output has an internal pull down to discharge the output to ground when the EN pin is low. The internal pull down is a 100  $\Omega$  typical resistor, which can discharge a 1  $\mu\text{F}$  in less than 1 ms. Refer to *Typical Operating Waveforms* for turn-off waveforms.

## **Output Voltage Selection**





The SiP21110 has a user-adjustable output that can be set through the resistor feedback network consisting of  $R_1$  and  $R_2$ .  $R_2$  range of 100K to 400K is recommended to be consistent with ground current specification.  $R_1$  can then be determined by the following equation:

$$R_1 = R_2 x \left( \frac{V_{OUT}}{V_{ref}} - 1 \right)$$

Where  $V_{ref}$  is typically 1.2 V. Use 1 % or better resistors for better output voltage accuracy (see Figure 4).

#### **Current Limit**

The SiP21110 includes a current limit block which monitors the current passing through the pass transistor through a current mirror and controls the gate voltage of the MOSFET, limiting the output current to 330 mA (typical). This current limit feature allows for the output to be shorted to ground for an indefinite amount of time without damaging the device.

#### **Thermal-Overload Protection**

The thermal overload protection limits the total power dissipation and protects the device from being damaged. When the junction temperature exceeds  $T_J=150\,^{\circ}\text{C}$ , the device turns the P-Channel pass transistor off allowing the device to cool down. Once the temperature drops by about 20  $^{\circ}\text{C}$ , the thermal sensor turns the pass transistor on again and resumes normal operation. Consequently, a continuous thermal overload condition will result in a pulsed output. It is generally recommended to not exceed the junction temperature rating of 125  $^{\circ}\text{C}$  for continuous operation.

### **APPLICATION INFORMATION**

### Input/Output Capacitor Selection and Regulator Stability

It is recommended that a low ESR 1  $\mu F$  capacitor be used on the SiP21110 input. A larger input capacitance with lower ESR would improve noise rejection and line-transient response. A larger input bypass capacitor may be required in applications involving long inductive traces between the source and LDO. The circuit is stable with only a small output capacitor equal to 6 nF/mA ( $\approx$  1  $\mu F$  at 150 mA) of load. Since the bandwidth of the error amplifier is around 1 MHz to 3 MHz and the dominant pole is at the output node, the capacitor should be capacitive in this range, i.e., for 150 mA load current, an ESR < 0.4  $\Omega$  is necessary. Parasitic inductance of about 10 nH can be tolerated. Applying a larger output capacitor would increase power supply rejection and improve load-transient response. Some ceramic dielectrics

such as the Z5U and Y5V exhibit large capacitance and ESR variation over temperature. If such capacitors are used, a 2.2  $\mu$ F or larger value may be needed to ensure stability over the industrial temperature range. If using higher quality ceramic capacitors, such as those with X7R and Y7R dielectrics, a 1  $\mu$ F capacitor will be sufficient at all operating temperatures.

# **Operating Region and Power Dissipation**

An important consideration when designing power supplies is the maximum allowable power dissipation of a part. The maximum power dissipation in any application is dependant on the maximum junction temperature,  $T_{J(max)}$  = 125 °C, the ambient temperature,  $T_A$ , and the junction-to-ambient thermal resistance for the package, which is the summation of  $\theta_{J\text{-}C}$ , the thermal resistance of the package, and  $\theta_{C\text{-}A}$ , the thermal resistance through the PC board and copper traces. Power dissipation may be expressed as:

$$P_{(max)} = \frac{T_{J (max)} - T_{A}}{\theta_{J-C} + \theta_{C-A}}$$

The GND pin of the SiP21110 acts as both the electrical connection to GND as well as a path for channeling away heat. Connect this pin to a GND plane to maximize heat dissipation. Once maximum power dissipation is calculated using the equation above, the maximum allowable output current for any input/output potential can be calculated as

$$I_{OUT(max)} = \frac{P_{(max)}}{V_{IN} - V_{OUT}}$$

# **PCB Layout**

The component placement around the LDO should be done carefully to achieve good dynamic line and load response. The input and noise capacitor should be kept close to the LDO. The rise in junction temperature depends on how efficiently the heat is carried away from junction-to-ambient. The junction-to-lead thermal impedance is a characteristic of the package and is fixed. The thermal impedance between lead-to-ambient can be reduced by increasing the copper area on PCB. Increase the input, output and ground trace area to reduce the junction-to-ambient thermal impedance.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?69921">www.vishay.com/ppg?69921</a>.



Vishay

# **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08

www.vishay.com