## 4-Lane DisplayPort ${ }^{\text {tix }}$ Rev 1.1a Compliant Switch with Triple Control Logic for Fast Switching

## Features

$\rightarrow$ 4-lane, 1:2 mux/demux that will support 2.7 Gbps or 1.62 Gbps DP rev 1.1a signals
$\rightarrow$ 1-channel 1:2 mux/demux for DP_HPD signal
$\rightarrow$ 1-differential channel 1:2 mux/demux for DP_Aux signal
$\rightarrow$ Insertion Loss for high speed channels @ 2.7 Gbps: -1.5dB
$\rightarrow-3 \mathrm{~dB}$ Bandwidth for high speed channels of 3.25 Ghz
$\rightarrow$ Low Bit-to-Bit Skew, 7ps max (between '+' and '-' bits)
$\rightarrow$ Low Crosstalk for high speed channels: -33dB@2.7 Gbps
$\rightarrow$ Low Off Isolation for high speed channels: -26dB@2.7 Gbps
$\rightarrow \mathrm{V}_{\mathrm{DD}}$ Operating Range: $3.3 \mathrm{~V} \pm 10 \%$
$\rightarrow$ ESD Tolerance: $+/-8 \mathrm{kV}$ contact on Ports A and B per IEC61000-4-2 Specification
$\rightarrow$ Low channel-to-channel skew, 35ps max
$\rightarrow$ Packaging (Pb-free \& Green):

## Description

Pericom Semiconductor's PI3VDP612-A mux/demux is targeted for next generation digital video signals. This device can be used to connect a DisplayPort ${ }^{\text {mw }}$ Source to two Independent DisplayPort Sinks or to connect two DisplayPort sources to a single DP display.
The newly released DisplayPort spec requires a data rate of 2.7 Gbps with AC coupled I/Os. Pericom's solution has been specifically designed around this standard and will support such signals.

## Application

Routing of DisplayPort signals with low signal attenuation between source and sink.

## Block Diagram



Pin Description-56-Pin


Pin Description - 42-Pin

CAB_DETB/LED_B
HPD_B
AUX-B
AUX+B

Pin Description

| 42-Package Pin \# | 56-Package <br> Pin \# | Pin Name | Signal Type | Description | ESD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 1 | AUX_SEL | Input | Logic control for AUX signals: <br> if LOW then AUX from COM port will connect to AUX from port A . <br> If HIGH, then AUX from COM port will connect to AUX from port $B$. |  |
| 3 | 2 | D0+ | I/O | Positive Lane0 signal for common port | +/-7kV |
| 4 | 3 | D0- | I/O | Negative Lane0 signal for common port | +/-7kV |
| 5 | 4 | D1+ | I/O | Positive Lanel signal for common port | +/-7kV |
| 6 | 5 | D1- | I/O | Negative Lanel signal for common port | +/-7kV |
| 15, 26, 39 | $\begin{aligned} & 6,17,22,27, \\ & 34,50,55 \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}$ | Power | 3.3V Power Supply |  |
| 7 | 7 | D2+ | I/O | Positive Lane2 signal for common port | +/-7kV |
| 8 | 8 | D2- | I/O | Negative Lane2 signal for common port | +/-7kV |
| 9 | 9 | D3+ | I/O | Positive Lane3 signal for common port | +/-7kV |
| 10 | 10 | D3- | I/O | Negative Lane3 signal for common port | +/-7kV |
| *GND plate | $\begin{aligned} & 11,16,20,21, \\ & 28,29,35, \\ & 48,49,56 \end{aligned}$ | GND | Ground | Ground |  |
| 11 | 12 | AUX+ | I/O | Positive AUX signal for common port | +/-8kV |
| 12 | 13 | AUX- | I/O | Negative AUX signal for common port | +/-8kV |
| 13 | 14 | HPD | I/O | HPD for common port | +/-8kV |
| 14 | 15 | CAB_DET/LED | I/O | Common port pin for cable detect signal or LED common port | +/-8kV |
| 16 | 18 | SEL1 | Input | Port Selection Control. If LOW, then port A is active. If HIGH, then port $B$ is active |  |
| 17 | 19 | SEL2 | Input | Port Selection Control for HPD path and CAB_ DET/LED path only: <br> If LOW, then port A is active. <br> If HIGH, then port $B$ is active. |  |
|  | 20 | GND | Power | Ground |  |
|  | 21 | GND | Power | Ground |  |
|  | 22 | $\mathrm{V}_{\mathrm{DD}}$ | Power | 3.3V Power Supply |  |
| 18 | 23 | CAB_DETB/ <br> LEDB | I/O | Port B pin13 from dual mode DP connector or LED from port B | +/-8kV |
| 19 | 24 | HPD_B | I/O | HPD for port B | +/-8kV |
| 20 | 25 | AUX-B | I/O | Negative AUX signal for Port B | +/-8kV |
| 21 | 26 | AUX+B | I/O | Positive AUX signal for Port B | +/-8kV |

(Continued)

## Pin Description

| 42-Package <br> Pin \# | 56-Package <br> Pin \# | Pin Name | Signal Type | Description | ESD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 22 | 30 | $\begin{aligned} & \text { CAB_DETA/ } \\ & \text { LEDA } \end{aligned}$ | I/O | Port A cable detect from dual mode DP connector or LED from port A | +/-8kV |
| 23 | 31 | HPD_A | I/O | HPD for port A | +/-8kV |
| 24 | 32 | AUX-A | I/O | Negative AUX signal for Port A | +/-8kV |
| 25 | 33 | AUX+A | I/O | Positive AUX signal for Port A | +/-8kV |
| 27 | 36 | D3-B | I/O | Negative Lane3 signal for Port B | +/-8kV |
| 28 | 37 | D3+B | I/O | Positive Lane3 signal for Port B | +/-8kV |
| 29 | 38 | D2-B | I/O | Negative Lane2 signal for Port B | +/-8kV |
| 30 | 39 | D2+B | I/O | Positive Lane2 signal for Port B | +/-8kV |
| 31 | 40 | D1-B | I/O | Negative Lanel signal for Port B | +/-8kV |
| 32 | 41 | D1+B | I/O | Positive Lanel signal for Port B | +/-8kV |
| 33 | 42 | D0-B | I/O | Negative Lane0 signal for Port B | +/-8kV |
| 34 | 43 | D0+B | I/O | Positive Lane0 signal for Port B | +/-8kV |
| 35 | 44 | D3-A | I/O | Negative Lane3 signal for Port A | +/-8kV |
| 36 | 45 | D3+A | I/O | Positive Lane3 signal for Port A | +/-8kV |
| 37 | 46 | D2-A | I/O | Negative Lane2 signal for Port A | +/-8kV |
| 38 | 47 | D2+A | I/O | Positive Lane2 signal for Port A | +/-8kV |
| 40 | 51 | D1-A | I/O | Negative Lanel signal for Port A | +/-8kV |
| 41 | 52 | D1+A | I/O | Positive Lanel signal for Port A | +/-8kV |
| 42 | 53 | D0-A | I/O | Negative Lane0 signal for Port A | +/-8kV |
| 1 | 54 | D0+A | I/O | Positive Lane0 signal for Port A | +/-8kV |

## Truth Table (SEL control)

| Function | SEL 1/SEL2/AUX_SEL |
| :--- | :--- |
| Port A is active | L |
| Port B is active | H |
| Notes: |  |

Notes:
SEL1 is only for DP lanes
SEL2 is only for HPD/CAB_DET signals
AUX_SEL is only for AUX path

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)Storage Temperature$65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$Supply Voltage to Ground Potential ................................ -0.5 V to +3.6 VDC Input Voltage
$\qquad$DC Output Current
$\qquad$Power Dissipation
$\qquad$

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics for Switching over Operating Range $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=$ $3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Test Conditions ${ }^{(1)}$ | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Guaranteed HIGH level | 1.6 |  |  | V |
| VIL | Input LOW Voltage | Guaranteed LOW level |  |  | 0.75 |  |
| VIK | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.7 | -1.2 |  |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\mathrm{V}_{\text {DD }}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  |  | $\pm 5$ |  |
| $\mathrm{I}_{\text {OFF }}$ | I/O leakage when part is off | $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\text {INPUT }}=0 \mathrm{~V}$ to 3.6 V |  |  | 50 |  |
| $\mathrm{R}_{\mathrm{ON}}$ | On resistance between input to output | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V},-0.6 \mathrm{~V}<\mathrm{V}_{\text {INPUT }}<0.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}, 1.0 \mathrm{~V}<\mathrm{V}_{\text {INPUT }}<1.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 7 \\ & 10 \end{aligned}$ | Ohm Ohm |

## Power Supply Characteristics ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Description | Test Conditions ${ }^{(\mathbf{1})}$ | Min | Typ ${ }^{(\mathbf{1})}$ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{C C}$ | Quiescent Power Supply Current | $\mathrm{V}_{\text {DD }}=$ Max., $\mathrm{V}_{\text {IN }}=$ GND or $\mathrm{V}_{\mathrm{DD}}$ |  |  | 70 | $\mu \mathrm{~A}$ |

Dynamic Electrical Characteristics over Operating Range $\left(T_{A}=-40^{\circ}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, GND=0V)

| Parameter | Description | Test Conditions |  | Typ. ${ }^{(2)}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk on High Speed Channels | See Fig. 1 for Measurement Setup | $\mathrm{f}=1.35 \mathrm{GHz}$ | -33dB | dB |
|  |  |  | $\mathrm{f}=100 \mathrm{MHz}$ | -48dB |  |
| OIRR | OFF Isolation on High Speed Channels | See Fig. 2 for Measurement Setup, | $\mathrm{f}=1.35 \mathrm{GHz}$ | -33dB |  |
|  |  |  | $\mathrm{f}=100 \mathrm{MHz}$ | -56dB |  |
| $\mathrm{I}_{\text {LOSS }}$ | Differential Insertion Loss on High Speed Channels | @2.7Gbps (see figure 3) |  | -1.5 | dB |
| BW_Dx $\pm$ | Bandwidth -3dB for Main high speed path ( $\mathrm{Dx} \pm$ ) | See figure 3 |  | 3.25 | GHz |
| BW_AUX/HPD | -3dB BW for AUX and HPD signals | See figure 3 |  | 1.5 | GHz |

## Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.


Fig 1. Crosstalk Setup


## DUT

Fig 2. Off-isolation setup


Fig 3. Differential Insertion Loss


Fig 4. Xtalk


Fig 5. Off Isolation


Fig 6. Insertion Loss


Fig 7. Ron Curve for High Speed Signal Path Only (Dx $\pm$ )

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- |
| tPZH, tPZL | Line Enable Time | 0.5 | 15.0 |  |
| tPHZ, tPLZ | Line Disable Time | 0.5 | 15.0 | ns |
| $\mathrm{~T}_{\text {pd }}$ | Propagation delay (input pin to output pin) |  | 200 | ps |
| $\mathrm{t}_{\mathrm{b}-\mathrm{b}}$ | Bit-to-bit skew within the same differential pair |  | 7 | ps |
| $\mathrm{t}_{\text {ch-ch }}$ | Channel-to-channel skew |  | 50 | ps |

## Test Circuit for Electrical Characteristics(1-5)



Notes:

1. $\mathrm{C}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
2. $\mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of the Pulse Generator
3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control. output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
4. All input impulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$.
5. The outputs are measured one at a time with one transition per measurement.

## Switching Waveforms



## Switch Positions

| Test | Switch |
| :--- | :--- |
| t $_{\text {PLZ }}$, t $_{\text {PZL }}$ (output on B-side) | 6.0 V |
| t $_{\text {PHZ }}, \mathrm{t}_{\text {PZH }}$ (output on B-side) | GND |
| Prop Delay | Open |

## Test Circuit for Dynamic Electrical Characteristics



## Application Section - Pre-Emphasis Waveforms

Input Pre-emphasis $=9.5 \mathrm{~dB}$; Red waveform is input of PI3VDP612-A \& Black is output of PI3VDP612-A


Input Pre-emphasis $=6 \mathrm{~dB}$; Red waveform is input of PI3VDP612-A and Black is output of PI3VDP612-A


Input Pre-emphasis $=3.5 \mathrm{~dB}$; Red waveform is input of PI3VDP612-A \& Black is output of PI3VDP612-A


## Packaging Mechanical: 56-Contact TQFN (ZF)



Pin 1 INDEX AREA


NOTE : ALL DIMENSION ARE in mm. ANGLES in DEGREES
2. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
3. REFER JEDEC MO-220 MODIFIED.
4. Thermal Via Diameter. Recommended $0.2 \sim 0.33 \mathrm{~mm}$
5. Thermal Via Pitch. Recommended 1.27 mm

0.50 TYP.(56x)
$0.25 \pm 0.05$
$\square 0.10 \otimes|C| A \mid B$

Recommended Land Pattern

| (4) PER/COM |  |
| :--- | :--- |
| Semiconductor Corporation | DATE: 05/15/08 |
| DESCRIPTION: 56-contact, Thin Fine Pitch Quad Flat No-lead (TQFN) |  |
| PACKAGE CODE: ZF56 |  |
| DOCUMENT CONTROL \#: PD-2024 |  |

08-0208

Note:

- For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php


## Packaging Mechanical: 42-Pin TQFN (ZH)



09-0116
Note:

- For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php


## Ordering Information

| Ordering Code | Package Code | Package Description |
| :--- | :--- | :--- |
| PI3VDP612-AZFE | ZF | Pb-free \& Green, 56-contact TQFN |
| PI3VDP612-AZHE | ZH | Pb-free \& Green, 42-contact TQFN |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

