## USB 2.0 High-Speed (480 Mbps) Switch with 5V Protection

## Features

- USB 2.0 compliant (high speed, full speed, and low speed)
- $\mathrm{R}_{\mathrm{ON}}: 4.0 \Omega$ typical @ $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$
- Channel On Capacitance: 6.0pF
- Wide -3 dB Bandwidth: $1,000 \mathrm{MHz}$
- Low bit-to-bit skew
- Low Crosstalk: -29B @ 480 Mbps
- Off Isolation: -28dB @ 480 Mbps
- Near-Zero propagation delay: 250ps
- Support 1.8-V logic on control pins
- VDD Operating Range: 3.0 V to 5.5 V
- ESD: 8 kV HBM on Y+/Y- pins per JESD22 standard
- $\mathrm{Y}+/ \mathrm{Y}-$ pins have over-voltage protection and can tolerate a short to VBUS
- Packaging ( Pb -free \& Green):

10 -contact TQFN, $1.3 \mathrm{~mm} \times 1.6 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ (ZL10)

## Description

The PI3USB102E is a single differential channel $2: 1$ multiplexer/ demultiplexer USB 2.0 Switch. Industry leading advantages include a propagation delay of 250 ps , resulting from its low channel resistance and I/O capacitance. PI3USB102E is bidirectional and offers very little attenuation of high-speed signals. It is designed for low bit-to-bit skew, high channel-to-channel noise isolation and is compatible with various standards, such as High Speed USB 2.0 ( $480 \mathrm{Mb} / \mathrm{s}$ ).

The PI3USB102E offers over voltage protection for the $\mathrm{Y}+/ \mathrm{Y}$ - pins as per the USB 2.0 specification. With the chip powered on or off if $\mathrm{Y}+/ \mathrm{Y}-$ pins are shorted to VBUS $(5 \mathrm{~V}+/-5 \%), \mathrm{M}+/ \mathrm{M}-$ and $\mathrm{D}+/ \mathrm{D}-$ outputs are clamped to provide voltage protection for downstream devices.

## Application

- Routes signals for USB 2.0
- PC, Notebooks and Hand-held devices


## Block Diagram



## Truth Table

| SEL | $\overline{\mathbf{O E}}$ | Y+ | Y- |
| :--- | :--- | :--- | :--- |
| X | H | Hi-Z | Hi-Z |
| L | L | M+ | M- |
| H | L | D+ | D- |

## Pin Configuration



## Pin Description

| Pin No. | Pin Name | Description |
| :--- | :--- | :--- |
| 1 | Y+ | USB Data bus |
| 2 | Y- | USB Data bus |
| 3 | GND | Ground |
| 4 | M- | Multiplexed Source Inputs |
| 5 | M+ | Multiplexed Source Inputs |
| 6 | D- | Multiplexed Source Inputs |
| 7 | D+ | Multiplexed Source Inputs |
| 8 | $\overline{\text { OE }}$ | Switch Enable |
| 9 | VDD | Positive Power Supply |
| 10 | SEL | Switch Select |

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| Sto | $5^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage to Ground Potential | -0.5 V to +6 V |
| DC Input Voltage | . -0.5 V to +6 V |
| DC Output Current | ....... 120 mA |
| Power Dissipation | .0.5W |

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential -0.5 V to +6 V

DC Input Voltage nt 120 mA
Power Dissipation 0.5 W

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC Electrical Characteristics for USB 2.0 Switching over Operating Range

$\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{D D}=3.0-5.5 \mathrm{~V}$ )

| Parameter | Description | Test Conditions ${ }^{(1)}$ | Min. | Typ. ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed HIGH level | 1.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed LOW level |  |  | 0.8 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  | -0.7 | -1.2 |  |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current for SEL and $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\mathrm{IH}}=\mathrm{VDD}$ | -100 |  | 100 | nA |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current for SEL and $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -100 |  | 100 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current for Y+/Y- | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$., $\mathrm{V}_{\mathrm{Y}}=5.25 \mathrm{~V}$ |  |  | 50 | uA |
| IIL | Input LOW Current for $\mathrm{Y}+/ \mathrm{Y}$ - | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ., \mathrm{V}_{\mathrm{Y}}=0 \mathrm{~V}$ |  |  | 1 |  |
| ILeakage | Leakage from $\mathrm{Y}+/ \mathrm{Y}$ - to Vdd when $\mathrm{V}_{\mathrm{Y}+/ \mathrm{Y}-}>\mathrm{Vdd}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ., \mathrm{V}_{\mathrm{Y}+/ \mathrm{Y}-}=5.25 \mathrm{~V}, \\ & \mathrm{OE}=\mathrm{LOW} \end{aligned}$ |  |  | 200 | nA |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch On-Resistance ${ }^{(3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\text {input }} \leq 1.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=-40 \mathrm{~mA} \end{aligned}$ |  | 4.0 | 5.0 | $\Omega$ |
| $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ | On-Resistance Flatness ${ }^{(3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\text {input }} \leq 1.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=-40 \mathrm{~mA} \end{aligned}$ |  | 1.5 |  |  |
| $\Delta \mathrm{R}_{\text {ON }}$ | On-Resistance match from center ports to any other port ${ }^{(3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\text {input }} \leq 1.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=-40 \mathrm{~mA} \end{aligned}$ |  | 0.9 | 2.0 |  |
| Vovp | Input Over-Voltage Protection Threshold $^{(4)}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 3.1 | 3.2 | 3.4 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 3.4 | 3.5 | 3.7 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ | 3.7 | 3.8 | 4.0 |  |
| IOZ_M | Output leakage current on port M when D path is on | $\begin{aligned} & \mathrm{V}_{\mathrm{Y}+/ \mathrm{Y}-}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{SEL}=\text { High, } \mathrm{V}_{\mathrm{M}+/ \mathrm{M}-}=0 \mathrm{~V} \end{aligned}$ | -200 |  | 200 | nA |
| IOZ_D | Output leakage current on port D when M path is on | $\begin{aligned} & \mathrm{V}_{\mathrm{Y}+/ \mathrm{Y}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{SEL}=\mathrm{Low}, \mathrm{~V}_{\mathrm{D}+/ \mathrm{D}-}=0 \mathrm{~V} \end{aligned}$ | -200 |  | 200 | nA |
| IOFF | Y+/Y- Power-Off Leakage Current | $\mathrm{V}_{\text {input }}=0 \mathrm{~V}$ to 3.3V, $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ |  |  | 5 | uA |

## Power Supply Characteristics

| Parameters | Description | Test Conditions $^{(\mathbf{1})}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{GND}, \mathrm{V}_{\mathrm{SEL}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | 1 | 2 | uA |

Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. $\mathrm{V}_{\mathrm{DD}}=3.0-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient.
3. Measured by the voltage drop between $\mathrm{Y}+/ \mathrm{Y}$ - and the lower of $\mathrm{M}+/ \mathrm{M}-$ and $\mathrm{D}+/ \mathrm{D}-$ at indicated current through the Switch.
4. When the voltage at $\mathrm{Y}+/ \mathrm{Y}$ - is greater than $\mathrm{V}_{\mathrm{DD}}+0.2 \mathrm{~V}$, over-voltage protection limits the output voltage at $\mathrm{M}+/$ - and $\mathrm{D}+/$ - to protect connected devices from damage.
Capacitance $\left(T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameters $^{(\mathbf{3})}$ | Description | Test Conditions $^{(\mathbf{1 )}}$ | Typ. $^{(\mathbf{2})}$ | Max. | Units |
| :---: | :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 2.2 | 3.2 |  |
| COFF (M/D) | Switch Off Capacitance for M and D ports | $\overline{\mathrm{OE}}=\mathrm{High}$ | 3.0 | 4.0 |  |
| COFF (Y) | Switch Off Capacitance for Y port | $\overline{\mathrm{OE}}=\mathrm{High}$ | 5.0 | 6.0 | pF |
| CON | Switch Capacitance, Switch ON | $\mathrm{V}_{\text {SEL }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 6.0 | 7.0 |  |

## Dynamic Electrical Characteristics Over the Operating Range

| Parameters ${ }^{(3)}$ | Description | Test Conditions | Min. | Typ. ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=240 \mathrm{MHz}$ |  | -29 |  | dB |
| OIRR | OFF Isolation |  |  | -28 |  |  |
| -3dB BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 1,000 |  | MHz |
| -0.5dB BW | -0.5dB Bandwidth | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 275 |  | MHz |
| Tovp | Over-Voltage Response Time ${ }^{(4)}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{Y}+/ \mathrm{Y}-}=5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{DD}}=3.0 \text { to } 3.6 \mathrm{~V}^{(6)} \end{gathered}$ |  | 40 | 100 | ns |
| V ${ }_{\text {DSW }}$ | Dynamic Signal Output Swing ${ }^{(5)}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{~V}_{\mathrm{Y}+/ \mathrm{Y}-}=5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{DD}}=3.0 \text { to } 3.6 \mathrm{~V}^{(6)} \end{gathered}$ | 2.7 | 3.0 | 3.6 | V |

## Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient.
3. This parameter is determined by device characterization but is not production tested.
4. Time duration for output voltage higher than VOVP when input is connected to 5 V .
5. Output voltage observed at $\mathrm{M}+/ \mathrm{M}-$ and $\mathrm{D}+/ \mathrm{D}$ - during over-voltage condition.
6. Tested using a 750 kHz square wave with $\mathrm{t}_{\mathrm{r}}=75 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{f}}=75 \mathrm{~ns}$.

## Switching Characteristics

| Parameters | Description | Test Conditions ${ }^{(1)}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay ${ }^{(2,3)}$ | See Test Circuit for Electrical Characteristics |  | 0.25 |  | ns |
| tPZH , tPZL | Line Enable Time - SEL, $\overline{\mathrm{OE}}$ to $\mathrm{D}(+/-), \mathrm{M}(+/-)$ |  | 0.5 |  | 50 |  |
| $\mathrm{tPHZ} \mathrm{t}_{\text {PLZ }}$ | Line Disable Time - SEL, $\overline{\mathrm{OE}}$ to $\mathrm{D}(+/-), \mathrm{M}(+/-)$ |  | 0.5 |  | 11.0 |  |
| $\mathrm{t}_{\text {BBM }}$ | Break Before Make Delay |  |  | 9.0 |  | ns |
| $\mathrm{t}_{\text {SKb-b }}$ | Output skew, bit-to-bit (opposite transition of the same output ( $\mathrm{tPHL}^{\left.-\mathrm{t}_{\text {PLH }}\right)^{(2)}}$ |  |  | 8 | 20 | ps |

## Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Guaranteed by design.
3. The switch contributes no propagation delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

## Test Circuit for Dynamic Electrical Characteristics



## Test Circuit for Electrical Characteristics



Notes:

1. $\mathrm{C}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
2. $\quad \mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of the Pulse Generator
3. All input impulses are supplied by generators having the following characteristics: $\mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$.
4. The outputs are measured one at a time with on transition per measurement.

## Switch Positions

| Test | Switch |
| :--- | :--- |
| $t_{\text {PLZ }}, t_{\text {PZL }}$ | 6.0 V |
| $t_{\text {PHZ }}, t_{\text {PZH }}$ | GND |
| Prop Delay | Open |

## Application Example Diagram



## Switching Waveforms



Voltage Waveforms Propagation Delay Times


Voltage Waveforms Enable and Disable Times

## Overvoltage Protection Waveforms



The PI3USB102E offers over voltage protection for the $\mathrm{Y}+/ \mathrm{Y}-$ pins to protect from shorts to VBUS (5V). When the voltage on $\mathrm{Y}+/ \mathrm{Y}-$ exceeds $V_{O V P}$, the voltage at $\mathrm{M}+/ \mathrm{M}$ - and $\mathrm{D}+/ \mathrm{D}$ - is clamped to $\mathrm{V}_{\mathrm{DSW}}$ within the time $\mathrm{T}_{\mathrm{OVP}}$. For rise time of 75 ns (as per USB1.1 and USB2.0 low-speed specifications), $T_{\text {OVP }}$ is typically 40 ns . TOVP is smaller for faster risetimes. For example, TOVP is typically 20 ns for rise time of 5 ns .

Packaging Mechanicals: 10 -Contact TQFN (ZL10)


13-0175

## Ordering Information

| Ordering Code | Package Code | Package Description | Top Mark |
| :--- | :--- | :--- | :--- |
| PI3USB102EZLE | ZL | 10 -contact, Thin Fine Pitch Quad Flat No-Lead (TQFN) | JQ |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- Adding X suffix = Tape/Reel

