




PCIe® 4.0/3.0/2.0/1.0 Clock Generator with 2 HCSL Outputs

Features

- → PCIe[®] 4.0/3.0/2.0/1.0 compliant
- → LVDS compatible outputs
- → Supply voltage of 3.3V ±10%
- → 25MHz crystal or clock input frequency
- → HCSL outputs, 0.8V Current mode differential pair
- → Jitter 35ps cycle-to-cycle (typ)
- → RMS phase jitter 12kHz ~ 20MHz @ 100MHz 0.32ps (typ)
- → RMS phase jitter 12kHz ~ 20MHz @ 125MHz 0.3ps (typ)
- → Industrial temperature range
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/
- → Packaging (Pb-free and Green):
 - 16-pin TSSOP (L16)



Description

The PI6LC48H02 is a clock generator compliant to PCI Express* 4.0/3.0/2.0/1.0 and Ethernet requirements. The device is used for PC or embedded systems.

The PI6LC48H02 provides two differential (HCSL) or LVDS outputs. Using Diodes' patented Phase Locked Loop (PLL) techniques, the device takes a 25MHz crystal input and produces two pairs of differential outputs (HCSL) at 25MHz, 100MHz, 125MHz, 200MHz clock frequencies.


Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





Pin Configuration



Pin Description

Pin#	Pin Name	I/O Type	Description
1	S0	Input	Select pin 0 (Internal pull-up resistor). See Table 1.
2	S1	Input	Select pin 1 (Internal pull-up resistor). See Table 1.
3	NC	-	Do not connect
4	X1/CLK	Input	Crystal or clock input. Connect to a 25MHz crystal or single ended clock.
5	X2	Output	Crystal connection. Leave unconnected for clock input.
6	OE	Input	Output enable. Internal pull-up resistor.
7	GND	Power	Ground
8	NC	-	Do not connect
9	IREF	Output	Precision resistor attached to this pin is connected to the internal current reference.
10	CLK1	Output	HCSL compliment clock output
11	CLK1	Output	HCSL clock output
12	VDDA	Power	Connect to a +3.3V source.
13	GNDA	Power	Output and analog circuit ground.
14	CLK0	Output	HCSL compliment clock output
15	CLK0	Output	HCSL clock output
16	VDDX	Power	Connect to a +3.3V source.

2

Table 1: Output Select Table

S1	S0	CLK(MHz)
0	0	25
0	1	100
1	0	125
1	1	200





Application Information

Decoupling Capacitors

Decoupling capacitors of $0.01\mu F$ should be connected between each V_{DD} pin and the ground plane and placed as close to the V_{DD} pin as possible.

Crystal

Use a 25MHz fundamental mode parallel resonant crystal with less than 300PPM of error across temperature.

Crystal Capacitors

 C_L = Crystals's load capacitance in pF

Crystal Capacitors (pF) = $(C_L - 8) *2$

For example, for a crystal with 16pF load caps, the external effective crystal cap would be 16 pF. (16-8)*2=16.

Current Source (IREF) Reference Resistor - R_R


If board target trace impedance is 50Ω ,

then $R_R = 475\Omega$ providing an IREF of 2.32 mA. The output current (I_{OH}) is 6*IREF.

Output Termination

The PCI Express differential clock outputs of the PI6LC48H02 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are shown in detail in the PCI Express Layout Guidelines section. The PI6LC48H02 can be configured for LVDS compatible voltage levels. See the LVDS Compatible Layout Guidelines section.

Output Structures








PCI Express Layout Guidelines

Common Recommendations for Differential Routing	Dimension or Value	Unit
L1 length, route as non-coupled 50Ω trace.	0.5 max	inch
L2 length, route as non-coupled 50Ω trace.	0.2 max	inch
L3 length, route as non-coupled 50Ω trace.	0.2 max	inch
R_{S}	33	Ω
R_{T}	49.9	Ω


Differential Routing on a Single PCB	Dimension or Value	Unit
L4 length, route as coupled microstrip 100Ω differential trace.	2 min to 16 max	inch
L4 length, route as coupled stripline 100Ω differential trace.	1.8 min to 14.4 max	inch

Differential Routing to a PCI Express connector	Dimension or Value	Unit
L4 length, route as coupled microstrip 100Ω differential trace.	0.25 min to 14 max	inch
L4 length, route as coupled stripline 100Ω differential trace.	0.225 min to 12.6 max	inch

PCI Express Device Routing



Typical PCI Express (HCSL) Waveform








Application Information

LVDS Recommendations for Differential Routing	Dimension or Value	Unit
L1 length, route as non-coupled 50Ω trace.	0.5 max	inch
L2 length, route as non-coupled 50Ω trace.	0.2 max	inch
RP	100	Ω
RQ	100	Ω
RT	150	Ω
L3 length, route as 100Ω differential trace.		
L3 length, route as 100Ω differential trace.		

LVDS Device Routing



5





Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Supply Voltage to Ground Potential 4.6V	I
All Inputs and Outputs0.5V to VDD+0.5V	V
Storage Temperature65 to +150°C	2
Junction Temperature	2
Soldering Temperature	3
ESD Protection (HBM)	V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Specifications

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Unit
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+3.6	V

DC Characteristics ($V_{DD} = 3.3V \pm 10\%$, $T_A = -40$ °C to +85°C)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{\scriptscriptstyle DD}$	Supply Voltage		3.0	3.3	3.6	V
V _{IH}	Input High Voltage(1)	OE, S0, S1	2.0		V _{DD} +0.3	V
V _{IL}	Input Low Voltage(1)	OE, S0, S1	GND -0.3		0.8	V
I _{IH}	Input High Current	$Vin = V_{DD}$	-5		5	
I_{IL}	Input Low Current	Vin = 0	-20		20	μΑ
$I_{ m DD}$	Operating Supply Cur-	$RL = 50\Omega$, $CL = 2pF$			115	mA
I_{DDOE}	rent	OE = LOW			65	mA
C_{IN}	Input Capacitance	@ 55MHz			7	pF
C _{OUT}	Output Capacitance	@ 55MHz			6	pF
L _{PIN}	Pin Inductance				5	nН
R _{OUT}	Output Resistance	CLK Outputs	3.0			kΩ

Notes:

 $1. \ \ Single\ edge\ is\ monotonic\ when\ transitioning\ through\ region.$





HCSL Output AC Characteristics ($V_{DD} = 3.3V \pm 10\%$, $T_A = -40$ °C to +85°C)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	In- dustry Max.	Unit
F _{IN}	Input Frequency			25			MHz
F _{OUT}	Output Frequency		25		200		MHz
V_{OH}	Output High Voltage (1,2)	100 MHz HCSL output @ $V_{DD} =$ 3.3V	660	800	900		mV
V _{OL}	Output Low Voltage ^(1,2)		-150	0			mV
V _{CPA}	Crossing Point Voltage ^(1,2)	Absolute	250	350	550		mV
V_{CN}	Crossing Point Voltage ^(1,2,4)	Variation over all edges			140		mV
J _{CC}	Jitter, Cycle-to-Cycle ^(1,3)			35	60		ps
T	RMS Phase Jitter,	100MHz 25MHz Xtal input, 12kHz - 20MHz		0.32	0.5		ps
Phase	(Random)	125MHz 25MHz Xtal input, 12kHz - 20MHz		0.3	0.5		ps
	DCL 2 0 DMO I'm	PCIe 2.0 Test Method @ 100MHz Output - Low BW		0.4 1.0	1.0	3.0	ps
$J_{RMS2.0}$	PCIe 2.0 RMS Jitter	Output - Low BW PCIe 2.0 Test Method @ 100MHz Output - High BW 1.9 2.5	3.1	ps			
		PLL L-BW @ 2M & 5M 1st H3		1.42	1.9	3	ps
т	DCI- 2 0 DMC Ett-	PLL L-BW @ 2M & 4M 1st H3		2.05	2.5	3	ps
J _{RMS3.0}	PCIe 3.0 RMS Jitter	PLL H-BW @ 2M & 5M 1st H3		0.45	0.7	1	ps
		PLL H-BW @ 2M & 4M 1st H3		0.45	0.7	1	ps
$J_{RMS4.0}$	PCIe 4.0 RMS Jitter	PCIe Gen 4 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)		0.37	0.45	0.5	ps
t _{OR}	Rise Time ^(1,2)	From 0.175V to 0.525V	175		700		ps
t _{OF}	Fall Time ^(1,2)	From 0.525V to 0.175V	175		700		ps
T_{SKEW}	Skew between outputs	At Crossing Point Voltage			50		ps
T _{DUTY-CYCLE}	Duty Cycle ^(1,3)		45		55		%
T_{OE}	Output Enable Time ⁽⁵⁾	All outputs			10		μs
Тот	Output Disable Time ⁽⁵⁾	All outputs			10		μs
t _{STABLE}	Stabilization Time	From Power-up V _{DD} =3.3V		3.0			ms

Notes:

Downloaded from Arrow.com.

- 1. $R_L = 50\Omega$ with $C_L = 2 pF$
- 2. Single-ended waveform
- 3. Differential waveform
- 4. Measured at the crossing point
- 5. CLK pins are tri-stated when OE is LOW





Thermal Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$\theta_{\scriptscriptstyle JA}$	Thermal Resistance Junction to Ambient	Still air			90	°C/W
$\theta_{ ext{JC}}$	Thermal Resistance Junction to Case				24	°C/W

8


Recommended Crystal Specification

Diodes recommends:


- a) GC2500003 XTAL 49S/SMD(4.0 mm), 25M, CL=18pF, +/-30ppm
- b) FY2500107, SMD 5x3.2(4P), 25M, CL=18pF, +/-30ppm
- c) FL2500038, SMD 3.2x2.5(4P), 25M, CL=18pF, +/-20ppm

Phase Noise Plot

100MHz



125MHz



Part Marking



Z: Die Rev YY: Year


WW: Workweek

1st X: Assembly Code 2nd X: Fab Code





Packaging Mechanical: 16-TSSOP (L)



16-0061

For latest package info.

 $please\ check:\ http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-p$

Ordering Information

Ordering Code	Package Code	Package Description	Operating Temperature
PI6LC48H02LIEX	L	16-pin, 173mil Wide (TSSOP)	Industrial

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel





IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com