

# PI3WVR31212

# DP/HDMI 1:2 De-multiplexer switches

### **Features**

- → DP/HDMI 1:2 De-multiplexer switch with 4 high speed differential channel and AUX/DDC, HPD and CAB\_DET signal channels
- → One passive output ports for DP1.2 at 5.4Gbps
- ➔ One active output port with integrated DP to HDMI redriver (level shifter) supports HDMI 1.4 at 3.4Gbps
- → Pin control mode supports auto port priority selection only
- ➔ Pin control mode supports port2 with DDC bi-direction buffer switch only
- ➔ I2C control mode supports both auto and manual port priority selection
- ➔ I2C control mode supports port2 with 8 levels equalization and 5 levels pre-emphasis
- ➔ I2C control mode supports port2 with either DDC bidirection buffer switch or DDC passive switch
- → Very low operating power when passive port1 is selected
- → 3.3V power supply
- → 2KV HBM ESD protection for all I/O pins of port1 and all control pins
- → 8kV contact ESD (IEC61000-4-2) protection for all output pins in port2
- → Packaging:

60 pin TQFN package (5x9mm, 0.4mm pitch)


### Description

PI3WVR31212 has one passive output port1, one active (DP to HDMI) output port2. Passive output supports DP1.2 at 5.4Gbps in I2C mode. Active port2 supports HDMI1.4b at 3.4Gbps.All two output ports support auto port priority selection. Input port accepts DP1.2 and HDMI2.0 (I2C control mode only) signals associated with output ports as described above.

### Application


→ Notebook

### **Pin Configuration: TQFN-60**





### **Block Diagram**



### **Pin Description**

pin#	pin Name	Signal Type	Description				
7	D0P						
9	D1P						
11	D2P	Signal Type       Description         IO       4 differential pair input (DP)         IO       4 differential pair output (DP) for port 1         IO       4 differential pair output (DP) for port 1         IO       4 differential pair output (DP) for port 1         IO       4 differential pair output (HDMI) for port 2         IO       AUX (DP) or DDC (HDMI) to three ports         IO       AUX to DP-source         IO       DDC to DP-source.					
13	D3P		4 differential pair input (DD)				
8	D0N	10	4 differential part input (DP)				
10	D1N						
12	D2N						
14	D3N						
49	D0P1						
47	D1P1						
45	D2P1						
43	D3P1	10	A differential as in surface (DD) for most 1				
48	D0N1	10	4 differential pair output (DP) for port 1				
46	D1N1						
44	D2N1						
42	D3N1						
25	D0P2						
27	D1P2						
30	D2P2	ΙΟ					
22	CLKP2	10	A differential as in extent (UDMI) for a set 2				
24	D0N2	10	4 differential pair output (HDMI) for port 2				
26	D1N2						
29	D2N2						
21	CLKN2						
52	AUX1N/SDA1						
53	AUX1P/SCL1	10					
57	SDA2	10	AUX (DP) or DDC (HDMI) to three ports				
58	SCL2						
60	AUXN	10					
59	AUXP	10	AUX to DP-source				
3	SDA	10					
2	SCL	10	DDC to DP-source				
32	HPD1	Ι					
19	HPD2	I					
5	HPD_SRC	О	HPD_SKC to DP-source.				

pin#	pin Name	Signal Type	Description		
51	CAB_1		CAB_1: CAB_DET to port1		
		IO	CAB_SRC: CAB_DET to DP-source		
6	CAB_SRC		No CAB_DET for HDMI port2		
1	OEB	I	OEB=0, device active; OEB=1, device shut down		
15		т	MS=0, PRI_SEL selects priority in pin control mode;		
15	SDA_CTL/PRI_SE	I	MS=1, SDA_CTL as SDA in I2C control mode		
16		IO	MS=0, EQ selects equalization in pin control mode;		
16	SCL_CTL/EQ		MS=1, SCL_CTL as SCL in I2C control mode		
17	I2C_A1/PRE_EMP	I	MS=0, PRE_EMP selects Pre-emphasis in pin control mode;		
17			MS=1, I2C_A1 as I2C address A1 in I2C control mode		
			MS=0, ROUT_SEL selects source termination in pin control		
18	I2C_A2/ROUT_SEL	I	mode;		
			MS=1, I2C_A2 as I2C address A2 in I2C control mode		
			Mode Select:		
31	MS	I	MS=0 for pin control mode		
			MS=1 for I2C control mode		
33	CEXT	0	Internal LDO bypass capacitance, 4.7uf to GND		
4,23,28,50	VDD	Power	3.3V VDD		
20,34,37,41,55,56,	CND	Ground	Detters OND EDAD		
Center Pad	GND		Bottom GND EPAD		
35,36,38,39,40,54	NC	NC	Not Connected		

DP mode	HDMI/DVI mode	WVR31212 input pins	WVR31212 port1 output	WVR31212 port2 output
ML_lan0(P)	TX2+	D0P	D0P1	D2P2
ML_lan0(N)	TX2-	D0N	D0N1	D2N2
ML_lan1(P)	TX1+	D1P	D1P1	D1P2
ML_lan1(N)	TX1-	D1N	D1N1	D1N2
ML_lan2(P)	TX0+	D2P	D2P1	D0P2
ML_lan2(N)	TX0-	D2N	D2N1	D0N2
ML_lan3(P)	TXC+	D3P	D3P1	CLKP2
ML_lan3(N)	TXC-	D3N	D3N1	CLKN2

### Pin mapping for dual mode DP source DEMUX to DP output

### Function Description

The MS pin selects I2C or pin control mode.

The default input is DP in pin control mode and can be switched between DP or HDMI in I2C control mode.

Pin control mode has only automatic port selection. I2C control mode has both automatic and manual port selection.

In auto port selection, when only one HPD high detected, the port with HPD high will be selected. When multiple HPD high detected, the PRI\_SEL pin (priority select) will determine the priority of the 2 ports. See priority selection table

When PRI\_SEL=low or High, the port-priority will be port1-port2 from high to low; when PRI\_SEL=M (open as not connected), the port priority will be port2-por1 from high to low.

When port 1 is selected and CAB\_1 is low as in DP mode, the AUX/DDC channels will work as AUX channels. AUXP shall have 100Kohm external resistor to GND and AUXN shall have 100Kohm external resistor to VDD. The data rate of AUX channels will be >720Mbps.The internal DDC switch will be off.

When port 1 is selected and CAB\_1 is high when DP to HDMI adapter plugged, the AUX/DDC channels will work as DDC channels. The internal DDC channels are on and the AUX channels are off. The input of DDC channels can tolerate 5V input and voltage of DDC to source will be limited about 3.3V or below.

When port 1 is selected (passive ports), port2 with HDMI re-driver will shut down.

When port 2 is selected, the internal DP to HDMI level shifter will be enabled. There will be 3 EQ and 3 Pre-emphasis settings in pin control mode, 8 EQ and 5 Pre-emphasis settings in I2C control mode.

When port 2 is selected, HDMI output can be standard TMDS-open-drain source, as well to be selected with internal source termination as 50 ohm pull up to 3.3V VDD, using ROUT\_SEL pin control or I2C control.

When port 2 is active as DP to HDMP level shifter, the DDC channel can be selected between bi-direction DDC buffer and passive DDC switch in I2C mode.

HPD1, HPD2 are with internal CMOS buffers and can support 3.3V and 5V HPD inputs.

## Squelch Mode

Squelch function will disable HDMI data output (as high impedance)when the voltage and frequency of input clock (TMDS) are below squelch threshold, which will prevent random noise presenting in HDMI data output, thereby prevent noise on sink display. Squelch function will enable-resume HDMI data output when input clock signals are above squelch threshold.

### Truth Table for TMDS port2

### EQ – three level pin control PRE-EMP – three level pin control

PRE-EMP – three lev	vel pin control
EQ	Equalization value
0	1.5dB
open	4.0dB
1	6.5dB

PRE_SEL	TX pre-emphasis
0	0dB
open	1.5dB
1	2.5dB

### ROUT\_SEL

ROUT_SEL	Pull-Up Resistors on port2 D[0:2]P2/N2, CLKP2/N2
0	No Pull-up resistors
1	50 $\Omega$ Pull-up resistors to VDD
1	6.5dB

### Truth Table for AUX and DDC

PORT	DP/HDMI	CAB_1	AUXP	AUXN	SCL	SDA
	DP Mode	0	AUX1P	AUX1N	Hi-Z	Hi-Z
When Port1 Selected	DP Mode	1	Hi-Z	Hi-Z	SCL1	SDA1
	HDMI Mode	x	Hi-Z	Hi-Z	SCL1	SDA1

### **Priority Selection Table**

PRI_SEL						
(Priority order)	HPD1	HPD2	HPD_SRC	CAB_SRC	AUXP/AUXN	SDA/SCL
0 or 1	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0 or 1	1	x	HPD1	CAB1	AUX1P/AUX1N	SDA1/SCL1
0 or 1	0	1	HPD2	High	Hi-Z	SDA2/SCL2
М	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z
М	1	0	HPD1	CAB1	AUX1P/AUX1N	SDA1/SCL1
М	x	1	HPD2	High	Hi-Z	SDA2/SCL2

Note: M=internal half VDD when input=HiZ

PRI_SEL										
(Priority order)	HPD1	HPD2	DOP	D1P	D2P	D3P	D0N	D1N	D2N	D3N
0 or 1	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0 or 1	1	X	D0P1	D1P1	D2P1	D3P1	D0N1	D1N1	D2N1	D3N1
0 or 1	0	1	D2P2	D1P2	D0P2	CLKP2	D2N2	D1N2	D0N2	CLKN2
М	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
М	1	0	D0P1	D1P1	D2P1	D3P1	D0N1	D1N1	D2N1	D3N1
М	x	1	D2P2	D1P2	D0P2	CLKP2	D2N2	D1N2	D0N2	CLKN2

Note: M=internal half VDD when input=HiZ

14-0150

### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

	ŀ
Storage Temperature65°C to +150°C	
Supply Voltage to Ground Potential0.5V to +4.6V	
High Speed Channel Input Voltage (DP Mode)0.5V to 2V	
High Speed Channel Input Voltage (HDMI Mode)2.4V to 3.6V	,
DDC and HPD channels Input Voltage0.5V to 6V	i
DC Output Current	1
Power Dissipation	

**Note:** Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Electrical Characteristics**

### **Recommended Operation Conditions**

 $(V_{DD} = 3.3V \pm 10\%)$ 

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage		3.0	3.3	3.6	V
	VDD supply current (Port1 active)	VDD=3.3V		1		mA
	VDD Supply Current	Output Enable ( open drain 500mv signal-end 0dB pre-emphasis, not including 40mA current to source)		100		mA
	(Port2 active)	Output Enable ( double termination, 500mv signal-end 0dB pre-empha- sis, not including 40mA current to source)		175		mA
I <sub>DDQ</sub>	VDD Quiescent Supply Current (port2 active w/o TMDS input)	TMDS Output Disable,		5.0		mA
Toth	Standburgede by 120	V <sub>DD</sub> =3.6V, Port1selection, HPD_1 =0, MS=1, DP_HDMI=0		0.5		mA
1510	Standby mode by I2C	V <sub>DD</sub> =3.6V, Port2 selection, HPD_3=0,		2.0		mA
Isd1	Supply shut down current when OEB disable (MS=0)	V <sub>DD</sub> =3.6V,OEB=high		50		uA
Isd2	Supply shut down current when OEB disable (MS=1)	V <sub>DD</sub> =3.6V,OEB=high		0.5		mA

#### Unit Parameter Description **Test Conditions** Min. Typ. Max. **OEB, MS, ROUT SEL** $I_{\mathrm{IH}}$ High level digital input current V<sub>IH</sub> =VDD -10 40 μA $I_{IL}$ Low level digital input current $V_{IL} = GND$ -10 10 μA $V_{IH}$ High level digital input voltage V 2.0 $V_{IL}$ Low level digital input voltage 0 0.8 V HPD\_SRC Buffer Output Low Voltage 0.4 V $I_{OL} = 4 \text{ mA}$ VOL\_HPD\_SRC V Buffer Output Low Voltage 2.4 Voh hpd src $I_{OH} = 4 \text{ mA}$ HPD sink High level digital input current(1) V<sub>IH</sub> =VDD -10 40 $I_{\mathrm{IH}}$ μA Low level digital input current(1) $V_{IL} = GND$ -10 10 $I_{IL}$ μA VIH High level digital input voltage $V_{DD}=3.3V$ 2.0 V $V_{IL}$ Low level digital input voltage 0 0.8 V CAB Input leakage current Switch is off, Vin=5.5v -50 ILK 50 uA Input/Output capacitance when-CIO 10 pF passive switch on Passive Switch resistance $I_0 = 3mA$ , $V_0 = 0.4V$ 25 50 RON Ω Switch Output voltage V<sub>I</sub>=3.3V, I<sub>I</sub>=100uA V Vpass 1.5 3.0 3.3 CI(source) Source side CAB capacitance 3.5 TBD pF $V_I$ peak-peak = 1V, 100 KHz CI(sink) Sink side CAB capacitance when TBD pF 6.5 SDA/SCL, SDA1/SCL1 $I_{LK}$ Input leakage current DDC switch is off, Vin=5.5V -50 50 uA Input/Output capacitance when CIO $V_I$ peak-peak = 1V, 100 KHz 8 pF passive switch on RON Passive Switch resistance $I_{O} = 3mA, V_{O} = 0.4V$ 25 50 Ω V<sub>I</sub>=5.0V, I<sub>I</sub>=100uA 1.5 V Vpass Switch Output voltage 3.0 3.6 V<sub>DD</sub>=3.3V Source side DDC capacitance ( CI(source) $V_I$ peak-peak = 1V, 100 KHz 2.8 pF passive switch off.) Sink side DDC capacitance (pas-CI(sink) $V_{I}$ peak-peak = 1V, 100 KHz 5 pF sive switch off.) SDA2/SCL2 (DDC buffer of port2 active) VIH High level input voltage 2.0 V V<sub>DD</sub>=3.3V VII. Low level input voltage 0 0.8 V Input leakage current DDC switch is off, Vin = 5.5V-10 10 uA I<sub>LK</sub>

### DC Electrical Characteristics for Switching over Operating Range

PERICOM<sup>®</sup>

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
I <sub>IL</sub>	Low level input current	$V_{IL} = 0.2V$	-10		10	μΑ
V <sub>OL</sub>	Low level output voltage	$I_{OL} = 4mA$			0.2	V
I <sub>LOH</sub>	HIGH-level output leakage cur- rent	V <sub>O</sub> =3.6V			10	μΑ
C <sub>IO</sub>	Input/output capacitance	$V_{I} = 3 V \text{ or } 0 V; V_{CC} = 3.3 V \text{ or } 0V$				pF
SDA/SCL (DD	C buffer of port2 active)					
V <sub>IH</sub>	High level input voltage	V 2.2V	2.0			V
V <sub>IL</sub>	Low level input voltage	-V <sub>DD</sub> =3.3V	0		0.4	V
I <sub>LK</sub>	Input leakage current	DDC switch is off, Vin = 5.5V	-10		10	uA
I <sub>IL</sub>	Low level input current	$V_{IL} = 0.2V$	-10		10	μA
V <sub>OL</sub>	Low level output voltage	$I_{OL} = 4mA$	0.47	0.52	0.6	V
I <sub>LOH</sub>	HIGH-level output leakage cur- rent	V <sub>O</sub> =3.6V	5		10	μΑ
C <sub>IO</sub>	Input/output capacitance	$V_{I} = 3 V \text{ or } 0 V; V_{CC} = 3.3 V \text{ or } 0V$		8		pF
AUXP,AUXN,	AUXnP/SCLn, AUXnN/SDAn				1	
I <sub>LK</sub>	Input leakage current	DDC switch is off, Vin=5.5V	-50		50	uA
C <sub>IO</sub>	Input/Output capacitance when passive switch on	V <sub>I</sub> peak-peak = 1V, 100 KHz		6		pF
D		$I_{\rm O} = 3 {\rm mA}, V_{\rm O} = 0.3 {\rm V}$		5		Ω
R <sub>ON</sub>	Passive Switch resistance	$I_{\rm O} = 3 {\rm mA}, V_{\rm O} = 3.0 {\rm V}$		10		Ω
V <sub>pass</sub>	Switch Output voltage	V <sub>I</sub> =5.5V, I <sub>I</sub> =100uA V <sub>DD</sub> =3.3V		3.8	4	v
CI(source)	Source side capacitance ( passive switch off. )	$V_{I}$ peak-peak = 1V, 100 KHz		2.5	TBD	pF
CI(sink)	Sink side capacitance ( passive switch off. )	$V_{I}$ peak-peak = 1V, 100 KHz		3.5	TBD	pF
High Speed Ch	nannel (D[0:3]P/N – D[0:3]P1N1)					
V <sub>IK</sub>	Clamp Diode Voltage (HS Chan- nel)	$V_{DD} = Max., I_{IN} = -18mA$		-1.6	-1.8	v
I <sub>IH</sub>	Input HIGH Current	$V_{DD} = Max., V_{IN} = V_{DD}$			±10	
I <sub>IL</sub>	Input LOW Current	$V_{DD} = Max., V_{IN} = GND$			±10	- μΑ
Box us	On resistance between input to	V <sub>INPUT</sub> ,cm = 0V to 1.8V, V <sub>INPUT</sub> ,diff < 1.0Vp-p, diff, V <sub>DD</sub> = 3.0V, I <sub>INPUT</sub> =		8		Ohm
I <sub>IL</sub> V <sub>OL</sub> I <sub>LOH</sub> C <sub>IO</sub> AUXP,AUXN I <sub>LK</sub> C <sub>IO</sub> R <sub>ON</sub> V <sub>pass</sub> CI(source) CI(sink) High Speed C V <sub>IK</sub> I <sub>IH</sub>	out- put for high speed signals	$V_{INPUT}, cm = 2.2V \text{ to } 3.1V,$ $V_{INPUT}, diff < 1.2Vp-p, diff, V_{DD} = 3.0V, I_{INPUT} = 20mA$		8		Ohm

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
High Speed Channel (D[0:3]P/N – D[0:2]P2/N2; CLKP2/N2)						
V <sub>I</sub> (open)	Single-ended input voltage under high impedance input or open input	I <sub>L</sub> =10uA	VDD-10		VDD+10	mV
R <sub>T</sub>	Input termination resistance	V <sub>IN</sub> =2.9V	45	50	66	ohm
I <sub>OZ</sub>	Leakage current resistance	V <sub>DD</sub> =3.6V, OEB=High		30	100	uA
Ioff	Power off leakage current	V <sub>DD</sub> =0, V <sub>IN</sub> =3.6V	-50		50	uA

## **Dynamic Electrical Characteristics over Operating Range**


$(T_A = -40^{\circ} \text{ to } +1)$	$05^{\circ}C, V_{DD} = 3.3V \pm 10\%$

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Unit
TMDS Differe	ntial Pins					
t <sub>pd</sub>	Propagation delay				2000	
tr	Differential output signal rise time (20% - 80%)					
t <sub>f</sub>	Differential output signal fall time (20% - 80%)	$V_{DD}$ = 3.3V, Rout = 50 $\Omega$ off, open drain, 0dB pre-emphasis		120		
t <sub>sk</sub> (p)	Pulse skew				50	ps
t <sub>sk</sub> (D)	Intra-pair differential skew			120	50	- 10
t <sub>sk</sub> (o)	Inter-pair differential skew(2)			15	100	
T <sub>jit_clk</sub> (pp)	Peak-to-peak output jitter CLK residual jitter	Data Input = 3.4 Gbps HDMI data pattern from signal generation,		23	40	
T <sub>jit_dat</sub> (pp)	Peak-to-peak output jitter DATA       short trace.         Residual Jitter       CLK Input = 340 MHz clock				50	
t <sub>en</sub>	Enable time			10	10	
t <sub>dis</sub>	Disable time			25	50	us
SCL,SDA chan	nel, AUX channel , CAB channel : pas	sive switches				
t <sub>pd</sub> (DDC)	Propagation delay from SCLn/ SDAn to SCL/SDA or SCL/SDA to SCLn/SDAn In passive SW on.	$C_{\rm L}$ = 10pF, in passive switch			5	ns
SCL2,SDA2- S	CL,SDA channel : buffers					
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	SCL/SDA to SCL2/SDA2	50	100	150	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	SCL/SDA to SCL2/SDA2	10	20	40	ns
t <sub>PLH</sub>	LOW-to-HIGH propagation delay	SCL2/SDA2 to SCL/SDA	50	100	150	ns
t <sub>PHL</sub>	HIGH-to-LOW propagation delay	SCL2/SDA2 to SCL/SDA	10	20	40	ns

Control and Status Pins (HPDn, HPD_SRC)						
tpd(HPD)	Propagation delay (from HPDx to the active port of HPD_SRC, high to low)			2		us
tsx(HPD)	Switch time (from port select to the latest HPD , manual selection mode)	-CL = 10 pF		2		us

# **Dynamic Electrical Characteristics**

Parameter	Description	Description Test Conditions		Min.	Typ.	Max.	Unit
High Speed Channel (D[0:3]P/N – D[0:3]P1/N1)							
X <sub>TALK</sub>	Crosstalk on High Speed Channels	See Fig. 1 for Measurement	f= 2.7 GHz		-32	-30	_
O <sub>IRR</sub>	OFF Isolation on High Speed Channels	SetupSee Fig. 2 for MeasurementSetup			-19	-17	dB
I <sub>LOSS</sub>	Differential Insertion Loss on High Speed Channels	@2.7GHZ (see figure 3)		-1.8	-1.6		dB
R <sub>loss</sub>	Differential Return Loss on High Speed Channels	@ 2.7GHz (5.4Gbps)			-18.0	-16.0	dB
BW_Dx±	Bandwidth -3dB for Main high speed path (Dx±)	See figure 3		5.0	5.6		GHz
BW_AUX	Bandwidth -3dB for AUX	See figure 3		1.0	1.2		GHz
Tstartup	V <sub>DD</sub> valid to channel enable					10	us
Twakeup	Enabling output by changing OEB from High to Low					10	us
T <sub>pd</sub>	Propagation delay (input pin to output pin) on all channels				80		ps
t <sub>b-b</sub>	Bit-to-bit skew within the same differential pair of Dx± channels				5	7	ps
t <sub>ch-ch</sub>	Channel-to-channel skew of Dx± channels					35	ps



## Fig 1. Crosstalk Setup




Fig 2. Off-isolation setup






Fig 3. Differential Insertion Loss







Parameter	Test Conditions	Min.	Тур.	Max.	Unit
HPD auto switching timing					
HPD pulse duration when treated as an IRQ -t1 (Figure 4)				2	ms
Propagation delay of HPDx Desertion -t2 (Figure 7)		50	125	200	ms
HPD_SRC low duration when the outputs are switched -t3(Figure 5,6,7,8); Propagation delay of HPDx assertion (Figure 8)		100	250	400	ms
Power down delay from HPDx de-assertion to chip power down -t4. (Figure 9)		400	1000	1600	ms

### **I2C Address Byte**


	b7(MSB)	b6	b5	b4	b3	b2	b1	b0 (R/W)
Address Byte	1	0	1	1	A2	A1	1	1/0*

\* Read; 0:Write, A2 and A1 are two address bits setting


### Data transmission format

Data is transmitted to the PI3WVR31212 registers using the Write mode as shown in Figure 1. Data is read from the PI3WVR31212 registers using the Read mode as shown in Figure 2.

### Figure 1: I2C control register write condition



### Figure 2: I2c control register read condition



## **I2C Control Register**

The I2C control register uses index read or write for byte access.

Offset Name	ne Des	scription	Power Up Condition	Туре
	[7] 0: nd 1: st: In st [6:5] [4:2] [1]	Enable Standby ormal mode andby mode tandby mode, all ports are powered down. Port SEL1/SEL0 selection control 00 port 1 01 all off 10 port 2 11 depends on priority selection	0x00	R/W

# PERICOM<sup>®</sup>


0x01          [7:5] EQ programmable setting 000: 1.5 dB 001: 4 dB 010: 6.5 dB 011: 9 dB 100: 11.5 dB 100: 11.5 dB 101: 14 dB 101: 16.5 dB 111: 19 dB 102: normal 00: normal 00: normal 01: -25% 11: test mode [2] HPD auto selection time t3 setting 0: 256ms 1: 128ms [1] HPD auto selection time t4 setting 0: 256ms 1: 128ms [1] HPD auto selection time t4 setting 0: 1024ms 1: 516ms [0] HPD pulse duration treated as IRQ time t1 setting 0: 2ms 1: 4ms           [1] HPD auto selection time t3 setting 0: 1024ms 1: 516ms				1	
0x01         001: 4 dB 010: 6.5 dB 011: 9 dB 100: 11.5 dB 101: 14 dB 110: 16.5 dB 111: 19 dB         001: 4 dB 010: 4 dB 011: 9 dB         001: 4 dB 011: 9 dB           0x01         RX_SET[7:5] for port2; HPD auto selection time         [4:3] HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode         0x00         R/W           [2] HPD auto selection time t3 setting 0: 256ms 1: 128ms         0x00         R/W           [0] HPD auto selection time t4 setting 0: 1024ms 1: 516ms         0: 1024ms 1: 516ms         0: 1024ms 1: 516ms			[7:5] EQ programmable setting		
0x01RX_SET[7:5] for port2; HPD auto selection time[4:3]HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2]HPD auto selection time t3 setting 0: -256ms 1: 128ms [1]0x00R/W			000: 1.5 dB		
0x01011: 9 dB 100: 11.5 dB 101: 14 dB 110: 16.5 dB 111: 19 dB0x01RX_SET[7:5] for port2; HPD auto selection time[4:3] HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2] HPD auto selection time t3 setting 0: 256ms 1: 128ms [1] HPD auto selection time t4 setting 0: 1024ms 1: 516ms0x00R/W			001: 4 dB		
0x01Image: 100: 11.5 dB 101: 14 dB 110: 16.5 dB 111: 19 dBImage: 14 dB 110: 16.5 dB 111: 19 dB0x01RX_SET[7:5] for port2; HPD auto selection time[4:3] HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2] HPD auto selection time t3 setting 0: 256ms 1: 128ms0x00R/W			010: 6.5 dB		
0x01Image: RX_SET[7:5] for port2; HPD auto selection time[4:3] HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2] HPD auto selection time t3 setting 0: 256ms 1: 128ms0: 256ms 1: 128msNo[1] HPD auto selection time t4 setting 0: 1024ms 1: 516ms0: 1024ms 1: 516msNo			011: 9 dB		
0x01RX_SET[7:5] for port2; HPD auto selection time[4:3]HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2]HPD auto selection time t3 setting 0: 256ms 1: 128ms0: 256ms 1: 128msN00R/W			100: 11.5 dB		
0x01III: 19 dB0x01RX_SET[7:5] for port2; HPD auto selection time[4:3] HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2] HPD auto selection time t3 setting 0: 256ms 1: 128ms0x00R/W			101: 14 dB		
0x01RX_SET[7:5] for port2; HPD auto selection time[4:3] HPD auto selection time source control 00: normal 01: -25% 10: +25% 11: test mode0x00R/W[2] HPD auto selection time t3 setting 0: 256ms 1: 128ms0: 256ms 1: 128ms0: 4000R/W[1] HPD auto selection time t4 setting 0: 1024ms 1: 516ms0: 1024ms 1: 516ms0: 1024ms 1: 516ms0: 1024ms 1: 516ms			110: 16.5 dB		
0x01for port2; HPD auto selection time00: normal 01: -25% 11: test mode0x00R/W10: +25% 11: test mode10: +25% 11: test mode11: test mode[2]HPD auto selection time t3 setting 0: 256ms 1: 128ms0: 256ms 1: 128ms[1]HPD auto selection time t4 setting 0: 1024ms 1: 516ms0: 1024ms 1: 516ms[0]HPD pulse duration treated as IRQ time t1 setting 0: 2ms0: 2ms			111: 19 dB		
0x01for port2; HPD auto selection time00: normal 01: -25% 11: test mode0x00R/W10: +25% 11: test mode10: +25% 11: test mode11: test mode[2]HPD auto selection time t3 setting 0: 256ms 1: 128ms0: 256ms 1: 128ms[1]HPD auto selection time t4 setting 0: 1024ms 1: 516ms0: 1024ms 1: 516ms[0]HPD pulse duration treated as IRQ time t1 setting 0: 2ms0: 2ms					
0x01for port2; HPD auto selection time00: normal 01: -25%0x00R/W10: +25%10: +25%11: test mode10: +25%11: test mode11: test mode11: 1280: 256ms11: 128ms11: 128ms1: 128ms11: 128ms11: 128ms1: 128ms11: 1024ms11: 1516ms0: 1024ms11: 516ms11: 516ms10: 127ms11: 128ms11: 12810: 1024ms11: 516ms11: 12811: 128ms11: 12811: 12811: 128ms11: 12811: 12812: 1024ms11: 516ms11: 12811: 128ms11: 12812: 12811: 12811: 12813: 12811: 12811: 12814: 12811: 12811: 12815: 16011: 12811: 12816: 11: 12811: 12811: 12816: 12811: 12811: 12816: 12911: 12811: 12816: 12911: 12811: 12817: 12911: 12811: 12818: 12911: 12811: 12819: 12911: 12811: 12819: 12911: 12811: 12819: 12911: 12811: 128		DY SET[7.5]	[4:3] HPD auto selection time source control		
ox01       auto selection time       01: -25%       01         10: +25%       11: test mode       02         11: test mode       12       112         0: 256ms       12         1: 128ms       12         11: HPD auto selection time t3 setting       02         0: 256ms       12         1: 128ms       12         1: 128ms       12         0: 1024ms       12         1: 516ms       12         0: 1024ms       12         0: 2ms       10			00: normal		D // I
10: +25%         11: test mode         [2] HPD auto selection time t3 setting         0: 256ms         1: 128ms         [1] HPD auto selection time t4 setting         0: 1024ms         1: 516ms         [0] HPD pulse duration treated as IRQ time t1 setting         0: 2ms	0x01		01: -25%	0x00	R/W
[2] HPD auto selection time t3 setting0: 256ms1: 128ms[1] HPD auto selection time t4 setting0: 1024ms1: 516ms[0] HPD pulse duration treated as IRQ time t1 setting0: 2ms		time	10: +25%		
0: 256ms1: 128ms[1] HPD auto selection time t4 setting0: 1024ms1: 516ms[0] HPD pulse duration treated as IRQ time t1 setting0: 2ms			11: test mode		
0: 256ms1: 128ms[1] HPD auto selection time t4 setting0: 1024ms1: 516ms[0] HPD pulse duration treated as IRQ time t1 setting0: 2ms			[2] HPD auto selection time t3 setting		
[1] HPD auto selection time t4 setting         0: 1024ms         1: 516ms         [0] HPD pulse duration treated as IRQ time t1 setting         0: 2ms					
0: 1024ms 1: 516ms [0] HPD pulse duration treated as IRQ time t1 setting 0: 2ms			1: 128ms		
0: 1024ms 1: 516ms [0] HPD pulse duration treated as IRQ time t1 setting 0: 2ms			[1] HPD auto selection time t4 setting		
[0] HPD pulse duration treated as IRQ time t1 setting 0: 2ms					
[0] HPD pulse duration treated as IRQ time t1 setting 0: 2ms			1: 516ms		
0: 2ms					
1. 1113			1: 4ms		

0x02	TX_SET[7:0] for port2	Output setting for HDMI re-driver/level shifter[7] HDMI output control0: open drain1: double termination[6:4] HDMI output Pre-emphasis settings000: 0dB001: 1.5dB010: 2.5dB010: 2.5dB011: 3.5dB100: 6dB[3:2] TMDS output swing setting00: 500mv as default01: -10%10: +10%11: +20%[1] TMDS output slow rate setting0: as default1: +10%	0x00	R/W
		[0] Reserved to 0		
0x03	Pericom ID	Pericom Vendor Register ID (refer to PCIE clock buffer) [7:4] Vendor ID 0101 [3:0] device revision 0001	0x51	R

# PERICOM<sup>®</sup>

0x04	HPDx/ CABx[6:0	<ul> <li>[7] HPD_SRC output logic function (buffer)</li> <li>0: HPD_SRC=HPDx</li> <li>1: HPD_SRC=/HPDx</li> <li>[6] DDC function for port 2</li> <li>0: Active buffer</li> <li>1: passive switch</li> <li>[5] Port switching in manual selection</li> <li>1: disable T3 time pulse when port switching, Port switch immediately</li> </ul>	0x00	R/W [7:4]
	Read only	<ul><li>0: Enable T3 time pulse when port switching</li><li>[4] Reserved</li><li>[3] HPD2 status as read only</li></ul>		R [3:0]
		[2] Reserved		
		[1] HPD1 status as read only		
		[0] Reserved for HPD1B		

### **Packaging Mechanical: ZL60**



14-0044

### Note:

For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

# **Ordering Information**

Ordering Code	Package Code	Package Description
PI3WVR31212ZLE	ZL	60-Pin, (TQFN) 5X9mm

### Notes:

• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging