PERICOM[®]

PI6LC48P0301

3-Output LVPECL Networking Clock Generator

Features

- → Three differential LVPECL output pairs
- ➔ Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input
- ➔ Supports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz, 625MHz
- → RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz – 20MHz): 0.16ps (typical)
- → RMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz – 20MHz): 0.32ps (typical)
- → Full 3.3V or 2.5V supply modes
- → Commercial and industrial ambient operating temperature
- → Available in lead-free package: 24-TSSOP

Description


The PI6LC48P0301 is a 3-output LVPECL synthesizer optimized to generate Ethernet reference clock frequencies and is a member of Pericom's HiFlex family of high performance clock solutions. Using a 19.53125MHz or 25MHz crystal, the most popular Ethernet frequencies can be generated based on the settings of 4 frequency select pins.

The PI6LC48P0301 uses Pericom's proprietary low phase noise PLL technology to achieve ultra low phase jitter, so it is ideal for Ethernet interface in all kind of systems.


Applications

→ Networking systems

Block Diagram



Pin Configuration



Pinout Table

Pin No.	Pin Name	I/O Type		Description
1, 24	NB_SEL0, NB_SEL1	Input	Pull-up	Bank B Output Divider Select
2	PLL_ByPass#	Input	Pull-up	Active Low PLL Bypass
3	M_reset	Input	Pull-down	Master Reset. When HIGH, CLKx goes to "low" and CLKx# goes to "high"; When LOW outputs are enabled.
4	VDDOA	Power		Bank A Output Power Supply
5, 6	CLKA, CLKA#	Output		Bank A LVPECL Output Clock
7	OEB	Input	Pull-up	Bank B Output Enable. When LOW, output is differential low.
8	OEA	Input	Pull-up	Bank A Output Enable. When LOW, output is differential low.
9	FBN	Input	Pull-down	Feedback Divider Select
10	VDDA	Power		Analog Power Supply
11	VDD	Power		Core Power Supply
12, 13	NA_SEL0, NA_SEL1	Input	Pull-up	Bank A Output Divider Select
14	GND	Ground		Ground
15, 16	XTAL_OUT, XTAL_IN	Crystal		Crystal Input and Output
17	Ref_IN	Input	Pull-down	CMOS Reference Clock Input
18	IN_SEL#	Input	Pull-up	When HIGH, Crystal is selected; When LOW, reference input is selected.
19, 20	CLKB1#, CLKB1	Output		Bank B LVPECL Output Clock 1
21, 22	CLKB0#, CLKB0	Output		Bank B LVPECL Output Clock 0
23	VDDOB	Power		Bank B Output Power Supply

13-0116

Bank A Frequency Table

	Input						
Crystal Frequency (MHz)	FBN	NA_SEL1	NA_SEL0	Feedback Divider	Bank A Output Divider	CLKA/CLKA# Output Frequency (MHz)	
25	0	0	0	25	1	625	
25	0	0	1	25	2	312.5	
20	0	0	1	25	2	250	
22.5	0	1	0	25	3	187.5	
25	0	1	1	25	4	156.25	
24	0	1	1	25	4	150	
20	0	1	1	25	4	125	
19.44	1	0	0	32	1	622.08	
19.44	1	0	1	32	2	311.04	
15.625	1	0	1	32	2	250	
18.75	1	1	0	32	3	200	
19.44	1	1	1	32	4	155.52	
18.75	1	1	1	32	4	150	
15.625	1	1	1	32	4	125	

Bank B Frequency Table

Input				Bank B		
Crystal Frequency (MHz)	FBN	NB_SEL1	NB_SEL0	Feedback Divider	Output Divider	CLKB0/CLKB0#, CLKB1/CLKB1# Output Frequency (MHz)
25	0	0	0	25	2	312.5
20	0	0	0	25	2	250
25	0	0	1	25	4	156.25
24	0	0	1	25	4	150
20	0	0	1	25	4	125
25	0	1	0	25	5	125
25	0	1	1	25	8	78.125
24	0	1	1	25	8	75
20	0	1	1	25	8	62.5
19.44	1	0	0	32	2	311.04
15.625	1	0	0	32	2	250
19.44	1	0	1	32	4	155.52
18.75	1	0	1	32	4	150
15.625	1	0	1	32	4	125
15.625	1	1	0	32	5	100
19.44	1	1	1	32	8	77.76
18.75	1	1	1	32	8	75
15.625	1	1	1	32	8	62.5

Typical Crystal Requirement

Parameter		Minimum	Typical	Maximum	Units	
Mode of O	Mode of Oscillation		Fundamental			
Encouran	FBN = 0	19.6		27.2	MHz	
Frequency	FBN = 1	15.313		21.25	MHz	
Equivalent Series Resistance (ESR)				50	Ω	
Shunt Capacitance				7	pF	
Drive l	Level			1	mW	

Recomended Crystal Specification

Pericom recommends:

a) FL2500047, SMD 3.2x2.5(4P), 25MHz, CL=18pF, +/-20ppm http://www.pericom.com/pdf/datasheets/se/FL.pdf

b) b) FY2500091, SMD 5x3.2(4P), 25MHz, CL=18pF, +/-30ppm http://www.pericom.com/pdf/datasheets/se/FY_F9.pdf

Maximum Ratings (Over operating free-air temperature range)

Storage Temperature65°C to+155°C
Ambient Temperature with Power Applied40°C to+85°C
3.3V Analog Supply Voltage0.5 to +3.6V
ESD Protection (HBM) 2000V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics

Power Supply DC Characterisitcs, $(T_A = -40 \text{ to } 85^{\circ}\text{C})$

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{DDO_A} V _{DDO_B}	Output Supply Voltage		3.135	3.3	3.465	V
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V _{DDA}	Analog Supply Voltage		2.375	2.5	2.625	V
V _{DDO_A} V _{DDO_B}	Output Supply Voltage		2.375	2.5	2.625	V
I _{GND}	Power Supply Current				150	mA
I _{DDA}	Analog Supply Current				37	mA

LVCMOS/LVTTL DC Characterisitcs, ($T_A = -40$ to 85°C)

Symbol	Parameter		Condition	Min	Тур	Max	Units
3.7	T (TT-1 X7)		$V_{DD} = 3.3 \text{ V} + -5\%$	2		V _{DD} + 0.3	V
V _{IH}	Input High Voltage		$V_{DD} = 2.5 \text{ V} + -5\%$	1.7		V _{DD} + 0.3	
			$V_{DD} = 3.3 \text{ V} + -5\%$	-0.3		0.8	V
VIL	Input Low Voltage		$V_{DD} = 2.5 \text{ V} + -5\%$	-0.3		0.7	V
I _{IH} Input High Curre		Ref_IN, FBN, M_reset	$V_{DD} = V_{IN} = 3.465 V$			150	μΑ
	Input High Current	OEA, OEB, PLL_By- pass#, IN_SEL#, NA_ SEL[1:0], NB_SEL[1:0]	$V_{DD} = V_{IN} = 3.465 V$			5	μΑ
I _{IL}	Input Low Current	Ref_IN, FBN, M_reset	$V_{\rm DD} = 3.465 V,$ $V_{\rm IN} = 0 V$	-5			μΑ
		OEA, OEB, PLL_By- pass#, IN_SEL#, NA_ SEL[1:0], NB_SEL[1:0]	$V_{\rm DD} = 3.465 V,$ $V_{\rm IN} = 0 V$	-150			μΑ

LVPECL DC Characterisitcs, $(T_A = -40 \text{ to } 85^{\circ}\text{C})$

Symbol	Parameter	Condition	Min	Тур	Max	Units	
V _{OH}	Output High Voltage(1)	$V_{DD} = 3.3 V$	1.9		2.4	V	
	Output High Voltage ⁽¹⁾	$V_{DD} = 2.5 V$	1.1		1.6		
V _{OL}	Output Low Voltage ⁽¹⁾	$V_{DD} = 3.3 V$	1.2		1.6	17	
		$V_{DD} = 2.5 V$	0.4		0.8	V	

Note: 1. LVPECL Termination: Source 150ohm to GND and 100ohm across CLK and CLK#.

6

AC Electrical Characteristics

LVPECL Termination: Source 1500hm to GND and using 0.01uF ac-coupled to 500hm to GND

AC Characterisitcs, $(T_A = -40 \text{ to } 85^{\circ}\text{C})$

Symbol	Parameter	Condit	ion	Min.	Тур.	Max	Units
		Otuput Divi	$der = \div 1$	490		680	MHz
		Otuput Divi	$der = \div 2$	245		340	MHz
		Otuput Divi	$der = \div 3$	163.33		226.67	MHz
fout	Output Frequency Range	Otuput Divi	$der = \div 4$	122.5		170	MHz
		Otuput Divi	$der = \div 5$	98		136	MHz
		Otuput Divi	$der = \div 8$	61.25		85	MHz
t _{sk(b)}	Bank Skew ⁽¹⁾					25	ps
	Output Skew ^(2,4)	Output @ Same	Frequencies			70	ps
t _{sk(o)}	Output Skew	Output @ Differen	nt Frequencies			200	ps
		625MHz, (1.875MHz - 20MHz)			0.14		ps
	RMS Phase Jitter, (Random) ⁽³⁾	625MHz, (12kHz - 20MHz)			0.32		ps
		312.5MHz, (1.875MHz - 20MHz)			0.15		ps
		312.5MHz, (12kHz - 20MHz)			0.32		ps
$t_{ m jit(\emptyset)}$		156.25MHz, (1.875MHz - 20MHz)			0.16		ps
		156.25MHz, (12kHz - 20MHz)			0.32		ps
		125MH (1.875MHz -			0.17		ps
			125MHz, (12kHz - 20MHz)		0.32		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%				400	ps
		Measured at the dif-	Otuput Divider = ÷1	47		53	%
0 _{DC}	Output Duty Cycle	ferential cross point	Other divider values	47		53	%

Note:

7

3. Please refer to the Phase Noise Plots.


4. This parameter is defined in accordance with JEDEC Standard 65.

Rev. A

^{1.} Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.


^{2.} Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

Phase Noise Plots




$f_{OUT} = 625 MHz$


$f_{OUT} = 156.25MHz$




$f_{OUT} = 312.5 MHz$



$f_{OUT} = 125MHz$




LVPECL Test Circuit



Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The PI6LC48P0301 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} and V_{DDO} should be individually connected to the power supply plane through vias, and 0.1μ F bypass capacitors should be used for each pin. Figure below illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10 Ω resistor along with a 10 μ F bypass capacitor be connected to the V_{DDA} pin.



Recommendations for Unused Input and Output Pins

Inputs:

Crystal Inputs:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. A $1k\Omega$ resistor can be tied from XTAL_IN to ground for additional protection.

Ref_IN Input:

For applications not requiring the use of the clock, it can be left floating. A $1k\Omega$ resistor tied from the Ref_IN to ground can provide additional protection.

LVCMOS Control Pins:

All control pins have internal pulldowns/pullups; A $1k\Omega$ resistor tied from internal pulldown control pins to ground, and a $4.7k\Omega$ tied from internal pullup control pins to power supply can provide additional protection.


Outputs:

LVPECL Outputs: All unused LVPECL outputs can be left floating.

Crystal Input Interface


The clock generator has been characterized with 18pF parallel resonant crystals. The capacitor values shown in the figure below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.

10



LVCMOS to XTAL Interface


The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in the figure below. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of the two ways. First, R1 and R2 in parallel should equal the transmission line empedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is quaranteed by using a quartz crystal.



Thermal Information

Symbol	Description	Condition	
$\Theta_{_{JA}}$	Junction-to-ambient thermal resistance	Still air	84.0 °C/W
$\Theta_{\rm JC}$	Junction-to-case thermal resistance		13.0 °C/W

Packaging Mechanical: 24-Contact TSSOP (L)



12-0374

Ordering Information

Ordering Code	Packaging Type	Package Description	Operating Temperature
PI6LC48P0301LE	L	Pb-free & Green, 24-pin TSSOP	Commercial
PI6LC48P0301LIE	L	Pb-free & Green, 24-pin TSSOP	Industrial

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com