

Logic –Level Gate Drive

- Advanced Process Technology •
- Ultra Low On-Resistance •
- Isolated Package •
- High Voltage Isolation = 2.5KVRMS (5) •
- Sink to Lead Creepage Dist. = 4.8mm •
- Fully Avalanche Rated •
- Lead-Free •

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low onresistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Full Pak eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heat sink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heat sink using a single clip or by a single screw fixing.

	HEXFET [®] Power MOSI			
	V _{DSS}	100V		
	R _{DS(on)}	0.026Ω		
	Ι _D	31A		



G	D	S
Gate	Drain	Source

Bass Dort Number	Dookogo Turo	Standar	d Pack	Ordereble Dort Number
Base Part Number	Package Type	Form	Quantity	Orderable Part Number
IRLI2910PbF	TO-220 Full-Pak	Tube	50	IRLI2910PbF

Absolute Maximum Ratings					
Symbol Parameter		Max.	Units		
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	31			
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	22	Α		
I _{DM}	Pulsed Drain Current ①6	190			
P _D @T _C = 25°C	Maximum Power Dissipation	63	W		
	Linear Derating Factor	0.42	W/°C		
V _{GS}	Gate-to-Source Voltage	± 16	V		
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) 26	520	mJ		
I _{AR}	Avalanche Current 06	29	A		
E _{AR}	Repetitive Avalanche Energy ①	6.3	mJ		
dv/dt	Peak Diode Recovery dv/dt36	5.0	V/ns		
TJ	Operating Junction and	-55 to + 175			
T _{STG}	Storage Temperature Range		°C		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300			
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)			

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case		2.4	°C 141
$R_{ ext{ heta}JA}$	Junction-to-Ambient		65	°C/W

1

IRLI2910PbF

ΈT



IRLI2910PbF

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.12			Reference to 25°C, I _D = 1mA ⑥
(=:)= = = =				0.026		V _{GS} = 10V, I _D = 16A
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.030	Ω	$V_{GS} = 5.0V, I_D = 16A$
Do(on)				0.040		$V_{GS} = 4.0V, I_D = 14A$
V _{GS(th)}	Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
gfs	Forward Trans conductance	28				V _{DS} = 50V, I _D = 29A [©]
				25		$V_{DS} = 100V, V_{GS} = 0V$
I _{DSS}	Drain-to-Source Leakage Current			250	μA	V _{DS} = 80V,V _{GS} = 0V,T _J =150°C
1	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 16V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	ΠA	V _{GS} = -16V
Q _g	Total Gate Charge			140		I _D = 29A
Q _{gs}	Gate-to-Source Charge			20	nC	V _{DS} = 80V
Q _{gd}	Gate-to-Drain Charge			81		V _{GS} = 5.0V , See Fig. 6 and 13④⑥
t _{d(on)}	Turn-On Delay Time		11			V _{DD} = 50V
t _r	Rise Time		100			I _D = 29A
t _{d(off)}	Turn-Off Delay Time		49		ns	R _G = 1.4Ω,V _{GS} = 5.0V
t _f	Fall Time		55			R _D = 1.7Ω, See Fig. 10④⑥
L _D	Internal Drain Inductance		4.5			Between lead, 6mm (0.25in.)
Ls	Internal Source Inductance		7.5			from package
C _{iss}	Input Capacitance		3700			V _{GS} = 0V
C _{oss}	Output Capacitance		630		pF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		330		рі	<i>f</i> = 1.0MHz, See Fig. 5⑥
С	Drain to Sink Capacitance		12			f = 1.0MHz
Source-Drain	Ratings and Characteristics					
	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)			31		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①⑥			190	A	integral reverse p-n junction diode.
V _{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C,I _S = 16A,V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time		240	350		T _J = 25°C ,I _F = 29A
 Q _{rr}	Reverse Recovery Charge		1.8	2.7	μC	di/dt = 100A/µs ④⑥

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

 \odot V_{DD} = 25V, starting T_J = 25°C, L = 1.2mH, R_G = 25 Ω , I_{AS} = 29A (See fig. 12)

 $\label{eq:ISD} \textcircled{3} \quad I_{SD} \leq 29A, \ di/dt \leq 490A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^\circ C.$

④ Pulse width \leq 300µs; duty cycle \leq 2%.

⑤ t=60s, *f*=60Hz

© Uses IRL2910 data and test conditions.






Fig. 1 Typical Output Characteristics

Fig. 2 Typical Output Characteristics






Fig. 3 Typical Transfer Characteristics





Drain-to-Source Voltage






Fig. 7 Typical Source-to-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform







Fig 12c. Maximum Avalanche Energy vs. Drain Current









Peak Diode Recovery dv/dt Test Circuit

* V_{GS} = 5V for Logic Level Devices



IRLI2910PbF

TO-220 Full-Pak Package Outline (Dimensions are shown in millimeters (inches))



NOTES:

- 1.0 DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2,0 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 🔬 DIMENSION 61, 63, 65 & c1 APPLY TO BASE METAL ONLY.
- 6.0 STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v.
- 7.0 CONTROLLING DIMENSION : INCHES.

S Y		DIMEN	ISIONS		N	
M B O	MILLIM	ETERS	INC	HES	O T E S	
	MIN.	MAX.	MIN.	MAX.	E S	
A	4.57	4.83	.180	.190		
A1	2.57	2.82	.101	.111		
A2	2.51	2.92	.099	.115		LEAD
b	0.61	0.94	.024	.037		
Ь1	0.61	0.89	.024	.035	5	
b2	0.76	1.27	.030	.050		1.
b3	0.76	1.22	.030	.048	5	
b4	1.02	1.52	.040	.060		2.
b5	1.02	1.47	.040	.058	5	3.
с	0.33	0.63	.013	.025		
c1	0.33	0.58	.013	.023	5	
D	8.66	9.80	.341	.386	4	
d1	15.80	16.13	.622	.635		
d2	13.97	14.22	.550	.560		
d3	12.29	12.93	.484	.509		<u>IG</u>
E	9.63	10.74	.379	.423	4	1.
е		BSC		BSC]	2.
L	13.21	13.72	.520	.540		
L1	3.10	3.68	.122	.145	3	3.
n	6.05	6.60	.238	.260		
ØP	3.05	3.45	.120	.136		
u	2.39	2.49	.094	.098	6	
V	0.41	0.51	.016	.020	6	
Ø1	-	45°	-	45°		
L	1			1		

LEAD ASSIGNMENTS

<u>hexfet</u> 1.– GATE

2.- DRAIN

3.- SOURCE

IGBTs, CoPACK

1.– GATE

2.- COLLECTOR

3.- EMITTER

TO-220 Full-Pak Part Marking Information

SECTION B-B. C-C & D-D

EXAMPLE: THIS IS AN IRFI840G WITH ASSEMBLY PART NUMBER LOT CODE 3432 INTERNATIONAL IRFI840G ASSEMBLED ON WW 24, 2001 RECTIFIER 10R 124K IN THE ASSEMBLY LINE "K" LOGO 34 32 DATE CODE YEAR 1 = 2001ASSEMBLY Note: "P" in assembly line position WEEK 24 LOT CODE indicates "Lead-Free" LINE K

TO-220AB Full-Pak packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to website at http://www.irf.com/package/

VIEW A-A



IRLI2910PbF

Qualification Information						
Qualification Level	Industrial (per JEDEC JESD47F) [†]					
Moisture Sensitivity Level	TO-220 Full-Pak	N/A				
RoHS Compliant	Yes					

† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comments	
04/27/2017	 Changed datasheet with Infineon logo - all pages. Corrected Package Outline on page 8. Added disclaimer on last page. 	
08/22/17	Updated typo for Vgsth max value from 4.0V to 2.0V-page2	

Trademarks of Infineon Technologies AG

µHVIC[™], µIPM[™], µPFC[™], AU-ConvertIR[™], AURIX[™], C166[™], CanPAK[™], CIPOS[™], CIPURSE[™], CoolDP[™], CoolGaN[™], COOLIR[™], CoolMOS[™], CoolSET[™], CoolSET[™], CoolSeT[™], DI-POL[™], DirectFET[™], DrBlade[™], EasyPIM[™], EconoBRIDGE[™], EconoDUAL[™], EconoPACK[™], EconoPIM[™], EiceDRIVER[™], eupec[™], FCOS[™], GaNpowIR[™], HEXFET[™], HITFET[™], HybridPACK[™], imotION[™], IRAM[™], ISOFACE[™], IsoPACK[™], LEDrivIR[™], LITIX[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OPTIGA[™], OptiMOS[™], ORIGA[™], PowIRaudio[™], PowIRStage[™], PrimePACK[™], PrimeSTACK[™], PROFET[™], PRO-SIL[™], RASIC[™], REAL3[™], SmartLEWIS[™], SOLID FLASH[™], SPOC[™], StrongIRFET[™], SupIRBuck[™], TEMPFET[™], TRENCHSTOP[™], TriCore[™], UHVIC[™], XHP[™], XMC[™]

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Published by The ir event Published by event Infineon Technologies AG chara &1726 Munich, Germany With a value © 2016 Infineon Technologies AG. All Rights Reserved. All Rights Reserved. regard Do you have a question about this document? In aa document? Email: erratum@infineon.com In aa docur ifx1 custo The dintema produ comp The dintema produ comp	ARTANT NOTICE Information given in this document shall in no t be regarded as a guarantee of conditions or acteristics ("Beschaffenheitsgarantie"). respect to any examples, hints or any typical is stated herein and/or any information rding the application of the product, Infineon nologies hereby disclaims any and all anties and liabilities of any kind, including but limitation warranties of non-infringement rellectual property rights of any third party. Iddition, any information given in this ment is subject to customer's compliance its obligations stated in this document and applicable legal requirements, norms and tards concerning customer's products and use of the product of Infineon Technologies in omer's applications. Hata contained in this document is exclusively ded for technically trained staff. It is the consibility of customer's technical irtments to evaluate the suitability of the uct for the intended application and the poleteness of the product information given in locument with respect to such application.	For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com). Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council. WARNINGS Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office. Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.
---	---	---