

AUIRLR3410


HEXFET[®] Power MOSFET

Features

- Advanced Planar Technology
- Low On-Resistance
- Logic Level Gate Drive
- Dynamic dV/dT Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified *

Description

Specifically designed for Automotive applications, this Stripe Planar design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve low on-resistance per silicon area. This benefit combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in Automotive and a wide variety of other applications.



V _{DSS}		100V
R _{DS(on)}	max.	105mΩ
I _D		17A



G	D	S
Gate	Drain	Source

Base part number	Deekege Ture	Standard Pack		Ordershie Port Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
AUIRLR3410	D Dak	Tube	75	AUIRLR3410
AUIKLK3410	D-Pak	Tape and Reel Left	3000	AUIRLR3410TRL

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	17	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	12	A
I _{DM}	Pulsed Drain Current ①	60	
P _D @T _C = 25°C	Maximum Power Dissipation	79	W
	Linear Derating Factor	0.53	W/°C
V _{GS}	Gate-to-Source Voltage	± 16	V
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) 23	150	mJ
I _{AR}	Avalanche Current 00	9.0	A
E _{AR}	Repetitive Avalanche Energy 00	7.9	mJ
dv/dt	Pead Diode Recovery dv/dt3	5.0	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case ®		1.9	
$R_{ ext{ heta}JA}$	Junction-to-Ambient (PCB Mount) 🗇		50	°C/W
$R_{ ext{ heta}JA}$	Junction-to-Ambient		110	

HEXFET® is a registered trademark of Infineon.

*Qualification standards can be found at www.infineon.com



AUIRLR3410

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.122		V/°C	Reference to 25°C, I_D = 1mA
				0.105		V _{GS} = 10V, I _D = 10A ④
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.125		V _{GS} = 5.0V, I _D = 10A ④
				0.155		V _{GS} = 4.0V, I _D = 9.0A ④
V _{GS(th)}	Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	7.7			S	V _{DS} = 25V, I _D = 9.0A ⑤
1	Drain-to-Source Leakage Current			25		V _{DS} = 100 V, V _{GS} = 0V
I _{DSS}				250		V _{DS} = 80V,V _{GS} = 0V,T _J =150°C
1	Gate-to-Source Forward Leakage			100	20	V _{GS} = 16V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Continuous Source Current		71			
	Parameter	Min.	Тур.	Max.	Units	Conditions
Diode Cha	aracteristics					
C _{rss}	Reverse Transfer Capacitance		90			f = 1.0MHz⑤
Coss	Output Capacitance		160		pF	V _{DS} = 25V
C _{iss}	Input Capacitance		800			V _{GS} = 0V
L _s	Internal Source Inductance		7.5			from package
L _D	Internal Drain Inductance		4.5			Between lead, 6mm (0.25in.)
t _f	Fall Time		26			V _{GS} = 5.0V@⑤
t _{d(off)}	Turn-Off Delay Time		30		ns	$R_{G} = 6.0\Omega$
t _r	Rise Time		53			I _D = 9.0A
t _{d(on)}	Turn-On Delay Time		7.2			$V_{DD} = 50V$
Q _{gd}	Gate-to-Drain Charge			20		V _{GS} = 5.0V@⑤
Q _{gs}	Gate-to-Source Charge			4.8	nC	V _{DS} = 80V
Q _g	Total Gate Charge			34		$I_{\rm D} = 9.0 {\rm A}$

	Parameter	Min.	Тур.	Max.	Units	Conditions
1	Continuous Source Current			17		MOSFET symbol
IS	(Body Diode)			17	^	showing the
1	Pulsed Source Current			60	A	integral reverse
I _{SM}	(Body Diode) ①			00		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C,I _S = 9.0A,V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time		140	210	ns	T _J = 25°C ,I _F = 9.0A
Q _{rr}	Reverse Recovery Charge		740	1100	nC	di/dt = 100A/µs⊕⑤
t _{on}	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)			

Notes:

- ${\rm \odot}~$ Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- \odot V_{DD} = 25V, starting T_J = 25°C, L = 3.1mH, R_G = 25 Ω , I_{AS} = 9.0A, V_{GS} =10V. (See fig. 12)
- $\label{eq:ISD} \textcircled{3} \quad I_{SD} \leq 9.0A, \ di/dt \leq 540A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^\circ C.$
- ^⑤ Uses IRL530N data and test conditions.
- S This is applied for L_S of D-PAK is measured between lead and center of die contact.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- $\label{eq:rescaled} \$ \ \ \mathsf{R}_{\theta} \text{ is measured at } \mathsf{T}_{\mathsf{J}} \text{ approximately } 90^{\circ}\mathsf{C}.$






Fig. 1 Typical Output Characteristics




Fig. 2 Typical Output Characteristics






Fig. 3 Typical Transfer Characteristics





3

V_{GS} = 10V





















Fig 8. Maximum Safe Operating Area










Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms






Fig 13a. Gate Charge Waveform









Fig 13b. Gate Charge Test Circuit



Peak Diode Recovery dv/dt Test Circuit


* V_{GS} = 5V for Logic Level Devices

Fig 14. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs





AUIRLR3410

D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN 15.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ▲ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- $\underline{\&}$ DATUM A & B TO BE DETERMINED AT DATUM PLANE H. 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y	DIMENSIONS					
M B O	MILLIM	ETERS	INC	HES	0 T	
0 L	MIN.	MAX.	MIN.	MAX.	ES	
A	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
ь1	0.65	0.79	.025	.031	7	
b2	0.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215	4	
с	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
Е	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
е	2.29	BSC	.090	BSC		
н	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	1
ø	0.	10*	0.	10°		1
ø1	0.	15 °	0.	15°		
ø2	25'	35*	25*	35*		

LEAD ASSIGNMENTS

<u>HEXFET</u>

1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN


IGBT & CoPAK

1.- GATE

2.- COLLECTOR 3.- EMITTER


4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))





NOTES :

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES : 1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

			Automotive (per AEC-Q101)			
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture	Sensitivity Level	D-Pak	MSL1			
	Machine Model	Class M4 [†]				
		AEC-Q101-002				
	Human Body Model	Class H1C [†]				
ESD		AEC-Q101-001				
		Class C5 [†]				
	Charged Device Model	AEC-Q101-005				
RoHS Compliant			Yes			

† Highest passing voltage.

Revision History

Date	Comments					
3/17/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1.					
3/17/2014	Updated data sheet with new IR corporate template.					
10/29/2015	Updated datasheet with corporate template					
10/29/2015	Corrected ordering table on page 1.					

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

<u>WARNINGS</u>

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.