# International **TCR** Rectifier

## IPS031R

## FULLY PROTECTED POWER MOSFET SWITCH

#### Features

- Over temperature shutdown
- Over current shutdown
- Active clamp
- Low current & logic level input
- E.S.D protection

### Description

The IPS031R are fully protected three terminal SMART POWER MOSFETs that feature over-current, over-temperature, ESD protection and drain to source active clamp.These devices combine a HEXFET® POWER MOSFET and a gate driver. They offer full protection and high reliability required in harsh environments. The driver allows short switching times and provides efficient protection by turning OFF the power MOSFET when the temperature exceeds 165°C or when the drain current reaches 14A. The device restarts once the input is cycled. The avalanche capability is significantly enhanced by the active clamp and covers most inductive load demagnetizations.


#### **Product Summary**

R <sub>ds(on)</sub>	$60m\Omega$ (max)
V <sub>clamp</sub>	50V
I <sub>shutdown</sub>	14A
T <sub>on</sub> /T <sub>off</sub>	1.5µs

#### Package



#### **Typical Connection**



Absolute Maximum Ratings Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are referenced to SOURCE lead. (TAmbient = 25°C unless otherwise specified). PCB mounting uses the standard footprint with 70 µm copper thickness.

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V <sub>ds</sub>	Maximum drain to source voltage		47		
V <sub>in</sub>	Maximum input voltage	-0.3	7	V	
lin, max	Maximum IN current	-10	+10	mA	
Isd cont.	Diode max. continuous current (1)				
	rth=100°C/W	—	1.6		D-Pak Std footprint
	rth=5°C/W	_	18	A	D-Pak with Rth=5°C/W
	rth=50°C/W	_	3		D-Pak with sq. footprint
Isd pulsed	Diode max. pulsed current (1)	_	18	Ī	
Pd	Maximum power dissipation <sup>(1)</sup>				
	rth=50°C/W	—	2.5		
	rth=100°C/W	_	1.25	w	
ESD1	Electrostatic discharge voltage (Human Body)	_	4		C=100pF, R=1500Ω,
ESD2	Electrostatic discharge voltage (Machine Model)	_	0.5	1.) (	C=200pF, R=0Ω, L=10μH
T stor.	Max. storage temperature	-55	150	kV	
Tj max.	Max. junction temperature	-40	+150		
Tlead	Lead temperature (soldering, 10 seconds)		300	°C	

#### **Thermal Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Rth 1	Thermal resistance with standard footprint		100	_	0000	
R <sub>th</sub> 2	Thermal resistance with 1" square footprint		50		°C/W	D-PAK
R <sub>th</sub> 3	Thermal resistance junction to case		3	_		

#### **Recommended Operating Conditions**

These values are given for a quick design. For operation outside these conditions, please consult the application notes.

Symbol	Parameter	Min.	Max.	Units
Vds (max)	Continuous drain to source voltage		35	
VIH	High level input voltage	4	6	V
VIL	Low level input voltage	0	0.5	
lds	Continuous drain current			
Tamb=85°C	TAmbient = 85°C, IN = 5V, rth = 50°C/W, Tj = 125°C) 1" sq. footprint	_	3.3	А
	TAmbient = 85°C, IN = 5V, rth = 100°C/W, Tj = 125°C) Std. footprint	—	2	
Rin	Recommended resistor in series with IN pin	0.2	5	kΩ
	Max recommended rise time for IN signal (see fig. 2)	—	1	μS
Fr-Isc (2)	Max. frequency in short circuit condition (Vcc = 14V)	0	1	kHz

(1) Limited by junction temperature (pulsed current limited also by internal wiring)

(2) Operations at higher switching frequencies is possible. See Application. Notes.

#### International **IOR** Rectifier

#### **Static Electrical Characteristics**

 $(T_j = 25^{\circ}C \text{ unless otherwise specified.})$ 

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Rds(on)	ON state resistance Tj = 25°C	20	45	60	mΩ	Vin = 5V, Ids = 1A
Rds(on)	ON state resistance Tj = 150°C	_	75	100	11152	
l <sub>dss</sub> @Tj=25°C	Drain to source leakage current	0	0.5	25		$V_{CC} = 14V, T_j = 25^{\circ}C$
I <sub>dss2</sub> @Tj=25°C	Drain to source leakage current	0	5	50	μA	$V_{CC} = 40V, T_j = 25^{\circ}C$
V clamp 1	Drain to source clamp voltage 1	47	52	56		ld = 20mA (see Fig.3 & 4)
V clamp 2	Drain to source clamp voltage 2	50	53	60		Id=Ishutdown (see Fig.3 & 4)
Vin clamp	IN to source clamp voltage	7	8.1	9.5	V	l <sub>in</sub> = 1 mA
Vth	IN threshold voltage	1	1.6	2		l <sub>d</sub> = 50mA, Vds = 14V
lin, -on	ON state IN positive current	25	90	200		V <sub>in</sub> = 5V
lin, -off	OFF state IN positive current	50	130	250	μΑ	V <sub>in</sub> = 5V
						over-current triggered

#### **Switching Electrical Characteristics**


 $V_{CC} = 14V$ , Resistive Load = 5 $\Omega$ , Rinput = 50 $\Omega$ , 100 $\mu$ s pulse, T<sub>i</sub> = 25°C, (unless otherwise specified).

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ton	Turn-on delay time	0.05	0.3	0.6		
Tr	Rise time	0.4	1	2	1	See figure 2
Trf	Time to 130% final Rds(on)		8		μs	
Toff	Turn-off delay time	0.8	2	3.5		See figure 2
Tf	Fall time	0.5	1.5	2.5		See figure 2
Qin	Total gate charge	_	11	_	nC	Vin = 5V


#### **Protection Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
T <sub>sd</sub>	Over temperature threshold	_	165	_	°C	See fig. 1
Isd	Over current threshold	10	14	18	A	See fig. 1
V <sub>reset</sub>	IN protection reset threshold	1.5	2.3	3	V	
Treset	Time to reset protection	2	10	40	μs	V <sub>in</sub> = 0V, Tj = 25°C
EOI_OT	Short circuit energy (see application note)	_	400	_	μJ	V <sub>CC</sub> = 14V

### **Functional Block Diagram**




Lead Assignments



www.irf.com

4

## International **IOR** Rectifier








Figure 2 - IN rise time & switching time definitions




Figure 3 - Active clamp waveforms




Figure 4 - Active clamp test circuit




Figure 5 - Rds ON (m $\Omega$ ) Vs Input Voltage (V)




Figure 6 - Normalised Rds ON (%) Vs Tj (°C)




Figure 7 - Turn-ON Delay Time, Rise Time & Time to 130% final Rds(on) (us) Vs Input Voltage (V)




Figure 8 - Turn-OFF Delay Time & Fall Time (us) Vs Input Voltage (V)

www.irf.com

All curves are typical values with standard footprints. Operating in the shaded area is not recommended.

## International **IOR** Rectifier




Figure 9 - Turn-ON Delay Time, Rise Time & Time to 130% final  $R_{dS(on)}$  (us) Vs IN Resistor ( $\Omega$ )




Figure 10 - Turn-OFF Delay Time & Fall Time (us) Vs  $\,$  IN Resistor  $\,$  (\Omega)




Figure 11 - Current limitation & I shutdown (A) Vs Vin (V)




Figure 12 - I shutdown (A) Vs Temperature (°C)

## International




Figure 13 - Max. I load current (A) Vs Tamb (°C) IPS031R




Figure 14 - Ids (A) Vs Protection Resp. Time (s) IPS031R




Figure 15 - Iclamp (A) Vs Inductive Load (mH)




Fig.16 - Transient Thermal Impedance (°C/W) Vs Time (s) - IPS031R

## International **TOR** Rectifier




Figure 17 - Input current (µA) Vs Junction (°C)




Figure 18 - Vin clamp and V clamp2 (%) Vs Tj (°C)






Figure 19 - Turn-on, Turn-off, and treset (µs) Vs Tj (°C)

# International

#### **Case Outline**



# International



#### Tape & Reel - D-PAK

International INTERRECTIFIER IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 This device was designed and qualified peer automotive level (Q101) Data and specifications subject to change without notice. 6/1/2004

Note: For the most current drawings please refer to the IR website at: <u>http://www.irf.com/package/</u>