

0.70mΩ

375A①

Application

- Brushed Motor drive applications •
- **BLDC Motor drive applications** •
- Battery powered circuits •
- Half-bridge and full-bridge topologies •
- Synchronous rectifier applications •
- Resonant mode power supplies •
- OR-ing and redundant power switches •
- DC/DC and AC/DC converters •
- DC/AC Inverters •

V _{DSS}	40V
R _{DS(on)} typ.	0.34mΩ
max @ V _{GS} = 10V	0.45 mΩ
R _{DS(on)} typ.	0.52mΩ

R_{DS(on)} typ.

 $@V_{GS} = 4.5V$


D (Package Limited)

max

DirectFET[™] N-Channel Power MOSFET

Benefits

- Optimized for Logic Level Drive •
- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dv/dt and di/dt Capability •
- Lead-Free, RoHS Compliant



Deee next number	Deekene Ture	Standard Pack Form Quantity		Orderskie Dort Number
Base part number	Package Type			Orderable Part Number
IRL7472L1PbF	Direct FET Large Can (L8)	Tape and Reel	4000	IRL7472L1TRPbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Ratings					
Symbol	Parameter	Max.	Units		
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) o	645®			
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) o	456			
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) •	68	A		
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited) ø	375①			
I _{DM}	Pulsed Drain Current ②	1500	Α		
P _D @T _C = 25°C	Maximum Power Dissipation	341	w		
P _D @T _A = 25°C	Maximum Power Dissipation	3.8	VV		
	Linear Derating Factor	0.025	W/°C		
V _{GS}	Gate-to-Source Voltage	± 20	V		
TJ	Operating Junction and	-55 to + 175	°C		
T _{STG}	Storage Temperature Range		C		

Avalanche Characteristics

EAS (Thermally limited)	Single Pulse Avalanche Energy 3	308	mJ
EAS (Thermally limited)	Single Pulse Avalanche Energy	765 n	
I _{AR}	Avalanche Current ②	See Fig 15 16 22e 22b	А
E _{AR}	Repetitive Avalanche Energy 2	See Fig.15,16, 23a, 23b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JA}$	Junction-to-Ambient 0		40	
$R_{ ext{ heta}JA}$	Junction-to-Ambient	12.5		
$R_{ ext{ heta}JA}$	Junction-to-Ambient 🛛	20		°C/W
$R_{ ext{ heta}JC}$	Junction-to-Case @ ®		0.44	
$R_{ ext{ heta}JA-PCB}$	Junction-to-PCB Mounted	1.0		

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		30		mV/°C	Reference to 25°C, I _D = 5.0mA ²
R _{DS(on)}	Static Drain-to-Source On-Resistance		0.34	0.45		V _{GS} = 10V, I _D = 195A
			0.52	0.70	mΩ	V _{GS} = 4.5V, I _D = 98A
V _{GS(th)}	Gate Threshold Voltage	1.0	1.7	2.5	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
	Drain to Source Lookage Current			1.0		$V_{DS} = 40V, V_{GS} = 0V$
I _{DSS}	Drain-to-Source Leakage Current			150	μA	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	~ ^	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
R _G	Internal Gate Resistance		1.0		Ω	

Notes:

- Output on minimum footprint full size board with metalized back and with small clip heatsink.
- Used double sided cooling , mounting pad with large heatsink.



 Surface mounted on 1 in. square Cu board (still air). Щ

 Mounted to a PCB with small clip heatsink (still air)



• TC measured with thermocouple mounted to top (Drain) of part.

 Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	232			S	V _{DS} = 10V, I _D = 195A
Q _g	Total Gate Charge		220	330		I _D = 195A
Q_{gs}	Gate-to-Source Charge		95		nC	V _{DS} = 20V
Q_{gd}	Gate-to-Drain ("Miller") Charge		87		nc	V _{GS} = 4.5V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		133			I _D = 195A, V _{DS} =0V, V _{GS} = 4.5V
t _{d(on)}	Turn-On Delay Time		68			V _{DD} = 20V
t _r	Rise Time		176			I _D = 30A
t _{d(off)}	Turn-Off Delay Time		174		ns	$R_{G} = 2.7\Omega$
t _f	Fall Time		137			V _{GS} = 4.5V ⑤
C _{iss}	Input Capacitance		20082			V _{GS} = 0V
C _{oss}	Output Capacitance		2436			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		1594		рF	f = 10kHz
	Effective Output Capacitance (Energy Related)		2855			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V \bigcirc$
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)		3544			V_{GS} = 0V, V_{DS} = 0V to 32V (6)

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
ls	Continuous Source Current			341①		MOSFET symbol
	(Body Diode)			J4 I U	А	showing the
I _{SM}	Pulsed Source Current			1500	~	integral reverse 식다.
	(Body Diode) ②			1500		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.2	V	T _J = 25°C, I _S =195A, V _{GS} = 0V⑤
dv/dt	Peak Diode Recovery ④		1.3		V/ns	T _J =175°C, I _S =195A, V _{DS} = 40V
			1.5			
t _{rr}	Reverse Recovery Time		57		ns	$T_{J} = 25^{\circ} C_{V_{R}} = 34V,$
			58		115	T _J = 125°C I _F = 195A
Q _{rr}	Reverse Recovery Charge		103		nC	T _J = 25°Cdi/dt = 100A/µs ⑤
			114			T _J = 125°C
I _{RRM}	Reverse Recovery Current		3.1		Α	$T_J = 25^{\circ}C$


Notes:


- ① Package limit current based on source connection technology
- ② Repetitive rating; pulse width limited by max. junction temperature.

③ Limited by T_Jmax, starting T_J = 25°C, L = 0.016mH, R_G = 50
$$\Omega$$
, I_{AS} = 195A, V_{GS} =10V.

- ④ $I_{SD} \le 195A$, di/dt ≤ 984A/µs, $V_{DD} \le V(_{BR)DSS}$, $T_J \le 175^{\circ}C$.
- $\$ Pulse width \leq 400 μ s; duty cycle \leq 2%.
- 6 Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $\label{eq:rescaled} \begin{tabular}{ll} \end{tabular} & R_\theta \mbox{ is measured at } T_J \mbox{ approximately } 90^\circ C. \end{tabular}$
- \odot Limited by T_Jmax, starting T_J = 25°C, L = 1.0mH, R_G = 50 Ω , I_{AS} = 39A, V_{GS} =10V.
- $\ensuremath{\mathbb{O}}$ Silicon limit current based on maximum allowable junction temperature $T_{Jmax.}$










Fig 5. Typical Transfer Characteristics






Fig 7. Typical Capacitance vs. Drain-to-Source Voltage








Fig 6. Normalized On-Resistance vs. Temperature






Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage












Fig 11. Drain-to-Source Breakdown Voltage




Fig 13. Typical On-Resistance vs. Drain Current




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 $)\,$

 Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.

- Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- ∆T = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = tav $\cdot f$

```
Z_{thJC}(D, t_{av}) = Transient thermal resistance, see Figures 13)
```

- PD (ave) = 1/2 ($1.3 \cdot \text{BV} \cdot I_{av}$) = $\Delta T/Z_{thJC}$
- $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
- $E_{AS (AR)} = P_{D (ave)} t_{av}$






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt

IRL7472L1TRPbF 117A 34V




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms






Fig 24b. Switching Time Waveforms











DirectFET[™] Board Footprint, L8 Outline (Large Size Can, 8-Source Pads)

Please see DirectFET[™] application note <u>AN-1035</u> for all details regarding the assembly of DirectFET[™]. This includes all recommendations for stencil and substrate designs.






Note: For the most current drawing please refer to website at http://www.irf.com/package/




DirectFET™ Outline Dimension, L8 Outline (Large Size Can, 8-Source Pads)

Please see DirectFET[™] application note <u>AN-1035</u> for all details regarding the assembly of DirectFET[™]. This includes all recommendations for stencil and substrate designs.



DIMENSIONS					
		RIC		RIAL	
CODE	MIN	MAX	MIN	MAX	
А	9.05	9.15	0.356	0.360	
В	6.85	7.10	0.270	0.280	
С	5.90	6.00	0.232	0.236	
D	0.55	0.65	0.022	0.026	
Е	0.58	0.62	0.023	0.024	
F	1.18	1.22	0.046	0.048	
G	0.98	1.02	0.039	0.040	
н	0.73	0.77	0.029	0.030	
J	0.38	0.42	0.015	0.017	
к	1.35	1.45	0.053	0.057	
L	2.55	2.65	0.100	0.104	
L1	5.35	5.45	0.211	0.215	
М	0.68	0.74	0.027	0.029	
Р	0.09	0.17	0.003	0.007	
R	0.02	0.08	0.001	0.003	


DirectFET[™] Part Marking



Note: For the most current drawing please refer to website at http://www.irf.com/package/




DirectFET[™] Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4000 parts. Order as IRF7472L1TRPBF).

	REEL DIMENSIONS					
ST	ANDARD	OPTION	(QTY 400)0)		
	MET	RIC	IMPE	RIAL		
CODE	MIN	MAX	MIN	MAX		
Α	330.00	N.C	12.992	N.C		
В	20.20	N.C	0.795	N.C		
С	12.80	13.20	0.504	0.520		
D	1.50	N.C	0.059	N.C		
E	99.00	100.00	3.900	3.940		
F	N.C	22.40	N.C	0.880		
G	16.40	18.40	0.650	0.720		
Н	15.90	19.40	0.630	0.760		



NOTE: CONTROLLING DIMENSIONS IN MM

	DIMENSIONS					
	MET	RIC	IMPE	RIAL		
CODE	MIN	MAX	MIN	MAX		
A	11.90	12.10	4.69	0.476		
В	3.90	4.10	0.154	0.161		
С	15.90	16.30	0.623	0.642		
D	7.40	7.60	0.291	0.299		
E	7.20	7.40	0.283	0.291		
F	9.90	10.10	0.390	0.398		
G	1.50	N.C	0.059	N.C		
Н	1.50	1.60	0.059	0.063		

Note: For the most current drawing please refer to website at http://www.irf.com/package/

Qualification Information

Qualification Level	Industrial * (per JEDEC JESD47F [†] guidelines)				
Moisture Sensitivity Level	DirectFET (Large -Can) MSL1 (per JEDEC J-STD-020D ^{†)}				
RoHS Compliant	Yes				

Applicable version of JEDEC standard at the time of product release.
 * Industrial qualification standards except autoclave test conditions.



Revision History

Date	Comments
08/09/2016	 Changed datasheet with Infineon logo - all pages. Changed max Rdson @ 10V/4.5V from "0.59mΩ /0.97mΩ" to "0.45mΩ" / 0.7mΩ" - on pages 1 & 2. Changed ID @ TC 25C/100C from "564A/399A" to "645A/456A" - on pages 1 & 2. Changed ID @ TA 25C from "59A" to "68A" - on pages 1 & 2. Changed Fig.2 - on page 2.
10/14/2016	Corrected Outline Dimension, L8 Outline on page 10.

Trademarks of Infineon Technologies AG

µHVIC[™], µIPM[™], µPFC[™], AU-ConvertIR[™], AURIX[™], C166[™], CanPAK[™], CIPOS[™], CIPURSE[™], CoolDP[™], CoolGaN[™], COOLIR[™], CoolMOS[™], CoolSET[™], CoolSiC[™], DAVE[™], DI-POL[™], DirectFET[™], DrBlade[™], EasyPIM[™], EconoBRIDGE[™], EconoDUAL[™], EconoPACK[™], EconoPIM[™], EiceDRIVER[™], eupec[™], FCOS[™], GaNpowIR[™], HEXFET[™], HITFET[™], HybridPACK[™], iMOTION[™], IRAM[™], ISOFACE[™], IsoPACK[™], LEDrivIR[™], LITIX[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OPTIGA[™], OptiMOS[™], ORIGA[™], PowIRaudio[™], PowIRStage[™], PrimePACK[™], PrimeSTACK[™], PROFET[™], PRO-SIL[™], RASIC[™], REAL3[™], SmartLEWIS[™], SOLID FLASH[™], SPOC[™], StrongIRFET[™], SupIRBuck[™], TEMPFET[™], TRENCHSTOP[™], TriCore[™], UHVIC[™], XHP[™], XMC[™]

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2016-04-19 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or **characteristics ("Beschaffenheitsgarantie")**.

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the **responsibility of customer's technical departments** to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, **Infineon Technologies' products may** not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.