

AUIRS2184(4)S HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation
- Fully operational to + 600 V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V and 5 V input logic compatible
- Matched propagation delay for both channels
- Logic and power ground +/- 5 V offset
- Lower di/dt gate driver for better noise immunity
- Output source/sink current capability (typical) 1.9 A/2.3 A
- Lead free, RoHS compliant
- Automotive Qualified*


Typical Applications

- DC/DC converter
- pump and compressor
- piezo injection
- Starter/ alternator

Product Summary

Topology	Half-Bridge
V _{OFFSET}	600 V
V _{OUT}	10 V – 20 V
I _{o+} & I _{o-} (typical)	1.9 A & 2.3 A
t _{on} & t _{off} (typical)	600 ns & 230 ns
Doodting (typical)	400 ns ($R_{DT} = 0 Ω$)
Deadtime (typical)	5 μs ($R_{DT} = 200 \text{ k}\Omega$)

Package Options



Typical Connection








Table of Contents	Page
Description	3
Feature Comparison	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	6
Dynamic Electrical Characteristics	6
Static Electrical Characteristics	7
Functional Block Diagram	8
Input/Output Pin Equivalent Circuit Diagram	9-10
Lead Definitions	11
Lead Assignments	11
Application Information and Additional Details	12
Parameter Temperature Trends	13-17
Package Details	18
Tape and Reel Details	19-20
Part Marking Information	21
Ordering Information	22
Important Notice	23



Description

The AUIRS2184(4)S are high voltage, high speed power MOSFET and IGBT drivers with dependent high and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

Feature Comparison: AUIRS2181(4)/AUIRS2183(4)/AUIRS2184(4)

Part	Input Logic	Cross- Conduction Prevention logic	Dead-Time	Ground Pins	Ton/Toff
2181				COM	160/200 ns
21814	HIN/LIN	no	none	V _{SS} /COM	100/200 115
2183			Internal 500ns	COM	160/200 ns
21834	HIN/LIN	yes	Programmable 0.4 – 5 us	V _{SS} /COM	100/200 115
2184			Internal 500ns	COM	600/220 no
21844	IN/SD	yes	Programmable 0.4 – 5 us	V _{SS} /COM	600/230 ns



Qualification Information[†]

	Qualification information						
Qualification Level		Automotive (per AEC-Q100)					
		Comments: This family of ICs has passed an Automotive qualification. IR's Industrial and Consume qualification level is granted by extension of the highe Automotive level.					
Moisture Sensitivity Level		SOIC8	MSL3 ^{††} 260°C				
		SOIC14N	(per IPC/JEDEC J-STD-020)				
	Machine Model	Class M1 (Pass +/-100V)					
	Machine Model	(per AEC-Q100-003)					
ESD	Human Bady Madal	Class H1C (Pass +/-1500V)					
E3D	Human Body Model	(per AEC-Q100-002)					
	Charged Davies Model	Class C4 (Pass +/-1000V)					
Charged Device Model		(per AEC-Q100-011)					
IC Latch-Up Test		Class II, Level A ^{†††}					
ic Later-op rest		(per AEC-Q100-004)					
RoHS Compliant	·	Yes					

- Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- Higher MSL ratings may be available for the specific package types listed here. Please contact your †† International Rectifier sales representative for further information.
- IN, SD, DT Class II Level B at 40mA per JESD78. †††



Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM lead. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (T_A) is 25°C, unless otherwise specified.

Symbol	Definition	Min	Max	Units	
V_B	High-side floating absolute voltage		-0.3	620	
Vs	High-side floating supply offset voltage		V _B - 25	V _B + 0.3	
V_{HO}	High-side floating output voltage		V _S - 0.3	V _B + 0.3	
V_{CC}	Low-side and logic fixed supply voltage		-0.3	20 [†]	V
V_{LO}	Low-side output voltage		-0.3	$V_{CC} + 0.3$	V
DT	Programmable deadtime pin voltage		V _{SS} -0.3	$V_{CC} + 0.3$	
V_{IN}	Logic input voltage (IN & SD)	V _{SS} -0.3	$V_{CC} + 0.3$		
V_{SS}	Logic ground	V _{CC} - 20	$V_{CC} + 0.3$		
dV _S /dt	Allowable offset supply voltage transient		_	50	V/ns
	D 1	(8-lead SOIC)	_	0.625	147
P _D	Package power dissipation @ TA ≤ 25°C	(14-lead SOIC)	_	1.0	W
		(8-lead SOIC)	_	200	
Rth _{JA}	Thermal resistance, junction to ambient (14-lead SOIC)		_	120	°C/W
TJ	Junction temperature		150		
Ts	Storage temperature			150	°C
T_L	Lead temperature (soldering, 10 seconds)		_	300	

[†] All supplies are fully tested at 25 V and an internal 20 V clamp exists for each supply.



Recommended Operating Conditions

The input/output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset rating are tested with all supplies biased at a 15 V differential.

Symbol	Definition	Min	Max	Units
V_B	High-side floating supply absolute voltage	V _S + 10	V _S + 20	
Vs	High-side floating supply offset voltage	(††)	600	
V_{HO}	High-side floating output voltage	Vs	V_{B}	
V_{CC}	Low-side and logic fixed supply voltage	10	20	V
V_{LO}	Low-side output voltage	0	V _{CC}	V
V_{IN}	Logic input voltage (IN & SD) (†††)	V_{SS}	V _{CC}	
DT	Programmable deadtime pin voltage	V_{SS}	V _{CC}	
V_{SS}	Logic ground	-5	5	
T _A	Ambient temperature	-40	125	°C

^{††} Logic operational for V_S of -5 V to +600 V. Logic state held for V_S of -5 V to -V_{BS}. (Please refer to Design Tip DT97-3 for more details).

Dynamic Electrical Characteristics

Unless otherwise noted, these specifications apply for an operating junction temperature range of -40°C \leq Tj \leq 125°C with bias conditions of V_{BIAS} (V_{CC}, V_{BS}) = 15 V, V_{SS} = COM, C_L = 1000 pF.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
t _{on}	Turn-on propagation delay	_	600	900		$V_S = 0 V$
t _{off}	Turn-off propagation delay	_	230	400		$V_{S} = 0 \text{ V or } 600 \text{ V}$
t _{sd}	Shut-down propagation delay	_	220	350		
MT_{on}	Delay matching, HS & LS turn-on	_	3	90	no	
MT_{off}	Delay matching , HS & LS turn-off		15	40	ns	
t _r	Turn-on rise time	_	15	60		$V_S = 0 V$
t _f	Turn-off fall time	_	12	35		V _S = 0 V
DT	Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) &	280	375	520		$R_{DT} = 0 \Omega$
DI	HO turn-off to LO turn-on (DT_{HO-LO})	3.9	5	6	μs	R_{DT} = 200 k Ω
MDT	Doodtime metabling DT DT	_	0	50	no	$R_{DT} = 0 \Omega$
IVIDI	Deadtime matching DT _{LO-HO} - DT _{HO-LO}	_	0	600	ns	R_{DT} = 200 k Ω

^{†††} HIN and LIN are internally clamped with a 5.2 V zener diode.



Static Electrical Characteristics

Unless otherwise noted, these specifications apply for an operating junction temperature range of -40°C \leq Tj \leq 125°C with bias conditions of V_{BIAS} (V_{CC} , V_{BS}) = 15 V, V_{SS} = COM. The V_{IL} , V_{IH} and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input leads: IN and \overline{SD} . The V_{O} , I_{O} and R_{on} parameters are referenced to COM and are applicable to the respective output leads: HO and LO.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions
V _{IH}	Logic "1" input voltage for HO & logic "0" for LO	2.5	_	_		
V_{IL}	Logic "0" input voltage for HO & logic "1" for LO	_	_	0.8		$V_{CC} = 10 \text{ V to } 20 \text{ V}$
$V_{SD,TH+}$	SD input positive going threshold 2.5 — —		V	V _{CC} = 10 V to 20 V		
$V_{\text{SD,TH-}}$	SD input negative going threshold	_	_	8.0	V	
V_{OH}	High level output voltage, V_{BIAS} - V_{O}	_	_	1.5		$I_O = 0 A$
V_{OL}	Low level output voltage, Vo	_	_	0.2		$I_O = 20 \text{ mA}$
I_{LK}	Offset supply leakage current	_	_	50		$V_B = V_S = 600 \text{ V}$
I_{QBS}	Quiescent V _{BS} supply current	10	50	130	μΑ	V _{IN} = 0 V or 5 V
I _{QCC}	Quiescent V _{CC} supply current	0.4	1.0	1.3	mΑ	V _{IN} = 0 V OI 5 V
I_{IN+}	Logic "1" input bias current	_	25	60	μA	$IN = 5 V, \overline{SD} = 0 V$
I _{IN-}	Logic "0" input bias current	_	_	5.0	μΑ	$IN = 0 V, \overline{SD} = 5 V$
$V_{CCUV+} \ V_{BSUV+}$	V_{CC} and V_{BS} supply undervoltage positive going threshold	8.0	8.9	9.8		
$V_{\text{CCUV-}}$ $V_{\text{BSUV-}}$	V_{CC} and V_{BS} supply undervoltage negative going threshold	7.4	8.2	9.0	V	
V_{CCUVH} V_{BSUVH}	Hysteresis	0.3	0.7			
I _{O25+} ^(†)	Output high short circuit pulsed current	1.4	1.9			$V_O = 0V$, $PW \le 10us$, $T_J = 25$ °C
I _{O25-} ^(†)	Output low short circuit pulsed current	1.8	2.3	_	Α	$V_O = 15V$, $PW \le 10us$, $T_J = 25^{\circ}C$
I _{O+} (†) (††)	Output high short circuit pulsed current	1.2	_	_		$V_O = 0 V$, PW $\leq 10 \mu s$
I _{O-} ^(†) (††)	Output low short circuit pulsed current	1.5	_			$V_O = 15 \text{ V},$ PW $\leq 10 \mu\text{s}$


^(†) Guaranteed by design

^(††) I_{O+} and I_{O-} decrease with rising temperature




Functional Block Diagram: AUIRS2184, AUIRS21844








Input/Output Pin Equivalent Circuit Diagrams: AUIRS2184S





Input/Output Pin Equivalent Circuit Diagrams: AUIRS21844S






Lead Definitions


Symbol	Description
IN	Logic input for high-side and low-side gate driver outputs (HO and LO), in phase with HO (referenced to COM for AUIRS2184 and $V_{\rm SS}$ for AUIRS21844)
SD	Logic input for shutdown (referenced to COM for AUIRS2184 and V _{SS} for AUIRS21844)
DT	Programmable deadtime lead, referenced to V _{SS} (AUIRS21844 only)
V_{SS}	Logic ground (AUIRS21844 only)
V_{B}	High-side floating supply
НО	High-side gate drive output
Vs	High-side floating supply return
V_{CC}	Low-side and logic fixed supply
LO	Low-side gate drive output
COM	Low-side return

Lead Assignments: AUIRS2184(4)S





Application Information and Additional Details








Figure 2: Switching Time Waveform Definitions




Figure 3: Shutdown Waveform Definitions




Figure 4: Deadtime Waveform Definitions




Figure 5: Delay Matching Waveform Definitions



Tolerability to Negative VS Transients

The AUIRS21844S has been seen to withstand negative Vs transient conditions on the order of -20V for a period of 400 ns.

An illustration of the AUIRS21844S performance can be seen in Figure 7, where points above the lines represent pulses that the circuit can withstand (with $V_{CC}=V_{BS}=15V$). Two curves are present in figure 7: one refers to ambient temperature $T_A=25$ °C, the other refers to tests performed at $T_A=-40$ °C, 25 °C and 125 °C.

Even though the AUIRS21844S has been shown able to handle these negative V_s transient conditions, it is highly recommended that the circuit designer always limit the negative V_s transients as much as possible by careful PCB layout and component use.




Figure 7: -Vs Transient results



Parameter Trends vs. Temperature and vs. Supply Voltage

Figures of this chapter provide information on the experimental performance of the AUIRS2184(4)S HVIC. The line plotted in each figure is generated from actual lab data.

A large number of individual samples were tested at three temperatures (-40 °C, 25 °C, and 125 °C) in order to generate the experimental curve. The line consists of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood trend. The individual data points on the Typ. curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).

A different set of individual samples was used to generate curves of parameter trends vs. supply voltage.




Figure 6A. Turn-on Propagation Delay vs. Temperature




Figure 6B. Turn-on Propagation Delay vs. Supply Voltage




Figure 7A. Turn-off Propagation Delay vs. Temperature




Figure 7B. Turn-off Propagation Delay vs. Supply Voltage






Figure 8A. SD Propagation Delay vs. Temperature




Figure 9A. Turn-off Fall Time vs. Temperature




Figure 10. Turn-on Rise Time vs. Temperature




Figure 8B. SD Propagation Delay vs. Supply Voltage




Figure 10B. Turn-off Fall Time vs. Supply Voltage




Figure 11. Deadtime vs R_{DT}

15






Figure 12A. Deadtime vs Temperature




Figure 12B. Deadtime vs. Supply Voltage




Figure 13. High Level Output vs. Temperature (I_O = 0 mA)




Figure 14. Low Level Output vs. Temperature




Figure 15. Offset Supply Leakage Current vs. Temperature




Figure 16. V_{BS} Supply Current vs. Temperature

16






Figure 17A. V_{cc} Supply Current vs. Temperature




Figure 17B. V_{CC} Supply Current vs. V_{CC} Supply Voltage (V)




Figure 18. Logic "1" Input Bias Current vs. Temperature




Figure 19. Logic "0" Input Bias Current vs. Temperature




Figure 20. V_{CC} and V_{BS} Undervoltage Threshold (+) vs. Temperature




Figure 21. V_{CC} and V_{BS} Undervoltage Threshold (-) vs. Temperature






Figure 22. Output Source Current (A) vs. Temperature




Figure 22A. Output Source Current (A) vs. Supply Voltage (V)




Figure 23. Output Sink Current (A) vs. Temperature






Figure 23A. Output Sink Current (A) vs. Supply Voltage (V)



Package Details: SOIC8




Package Details: SOIC14N






Tape and Reel Details: SOIC8



CARRIER TAPE DIMENSION FOR 8SOICN

	Me	etric	Imp	erial	
Code	Min	Max	Min	Max	
Α	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
С	11.70	12.30	0.46	0.484	
D	5.45	5.55	0.214	0.218	
E	6.30	6.50	0.248	0.255	
F	5.10	5.30	0.200	0.208	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	




REEL DIMENSIONS FOR 8SOICN

	Me	etric	Imp	erial
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
B C	20.95	21.45	0.824	0.844
	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E F	98.00	102.00	3.858	4.015
	n/a	18.40	n/a	0.724
G H	14.50	17.10	0.570	0.673
Н	12.40	14.40	0.488	0.566




Tape and Reel Details: SOIC14N



CARRIER TAPE DIMENSION FOR 14SOICN

	Me	etric	Imp	erial
Code	Min	Max	Min	Max
Α	7.90	8.10	0.311	0.318
В	3.90	4.10	0.153	0.161
С	15.70	16.30	0.618	0.641
D	7.40	7.60	0.291	0.299
E	6.40	6.60	0.252	0.260
F	9.40	9.60	0.370	0.378
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062




REEL DIMENSIONS FOR 14SOICN

	Metric		Imperial		
Code	Min	Max	Min	Max	
Α	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	22.40	n/a	0.881	
G	18.50	21.10	0.728	0.830	
Н	16.40	18.40	0.645	0.724	




Part Marking Information

SOIC8:



SOIC14N:





Ordering Information

Base Part Number	Package Type	Standard Pack		2 1 4 2 4 1 1
		Form	Quantity	Complete Part Number
AUIRS2184S	SOIC8	Tube/Bulk	55	AUIRS2184S
		Tape and Reel	2500	AUIRS2184STR
AUIRS21844S	SOIC14N	Tube/Bulk	55	AUIRS21844S
		Tape and Reel	2500	AUIRS21844STR



IMPORTANT NOTICE

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

IR products are neither designed nor intended for use in military/aerospace applications or environments unless the IR products are specifically designated by IR as military-grade or "enhanced plastic." Only products designated by IR as military-grade meet military specifications. Buyers acknowledge and agree that any such use of IR products which IR has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

WORLD HEADQUARTERS:

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105



Revision History

Date	Comment			
04/29/08	Draft			
5/6/08	Converted to automotive format			
5/13/08	Corrected various formatting issues and typos (e.g. /SD) Corrected typical application dwg			
5/16/08	Inserted figures 1-5			
5/22/08	Added graphs for parameter temperature trends			
5/26/08	Added missing graphs, added note on PbF and auto qualification on features list			
5/28/08	Added date			
9/30/08	Reviewed and updated various missing information			
10/01/08	Inserted Input/Output Pin Equivalent Circuit Diagram			
Feb13 th , 2009	Typ application changes			
6/04/09	Updated package information, qualification information, and tri-temp waveforms			
8/4/09	Updated qualification information; graphs 27-42 changed 2181(4) to 2184(4)			
8/6/09	Removed characterization graphs 27-42.			
8/11/09	Updated package type and marking info			
9/15/09	Corrected chapter with Parameter Trends SD max propagation delay changed from 270ns to 300ns Turn on rise time typ value changed from 40nsec to 20nsec			
9/19/09	Rearranged temperature characteristic graphs and added actual part number on marking drawings			
9/21/09	Added ESD passing voltages, updated table of contents.			
9/22/09	Typ application section updated			
9/23/09	Added note 1 for Vcc under Abs Max rating			
12/17/09	Front page: changed ton/toff typ. to 600ns/230ns, Page6: changed Ton typ.=600ns; toff typ.=230ns; tsd typ.=220ns, max=350ns; MTon typ.=3ns; MToff typ.=15ns; tr typ=15ns; tf typ=12ns, DT (R _{DT} @200Kohms) min=3.9uS; DT (0-ohm) typ=375ns; VOH max.=1.5V; iqbs min.=10uA, typ=50uA, max=130uA; Iqcc max.=1.3mA; added Important Notice page			
12/22/09	Corrected MSL level on qual info page to MSL3 and updated MM ESD passing voltage to +/-100V instead of +/-150V.			
02/24/2010	Updated disclaimer under Abs. Max. Rating Page 6: Added I _{O25+} and I _{O25-} specification and the note			
Jul. 27, 2010	clamp diode values changed from 25V into 20V (in-out pin eq. circ. diagrams)			
Aug 29 th , 2011	AUIRS2184 Functional Block diagram: COM no more shorted to Vss.			
Dec 22 nd , 2012	Added paragraph "Tolerability to Negative VS Transients"			
July 22, 2014	Page 4: Removed note II from AEC-Q100			

25