




Features

- Advanced Process Technology •
- Low On-Resistance •
- 175°C Operating Temperature
- Fast Switching •
- Repetitive Avalanche Allowed up to Timax
- Lead-Free, RoHS Compliant
- Automotive Qualified *




HEXFET[®] Power MOSFET

S

AUIRFR3504ZTRL

V _{DSS}	40V
R _{DS(on)} max.	9.0mΩ
D (Silicon Limited)	77A
D (Package Limited)	42A



Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating . These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other

D-Pak

variety of other applic	ations.		Gate	Drain	Source
Bass port number	Dookogo Turo	Standard Pac	:k	Orderable Pa	wt Number
Base part number	Package Type	Form	Quantity	Orderable Pa	irt Number
		Tube	75	AUIRFF	3504Z

G

3000

Absolute Maximum Ratings

AUIRFR3504Z

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Tape and Reel Left

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	77	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	54	A
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	42	A
I _{DM}	Pulsed Drain Current ①	310	
P _D @T _C = 25°C	Maximum Power Dissipation	90	W
	Linear Derating Factor	0.60	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) 2	77	
E _{AS} (Tested)	Single Pulse Avalanche Energy Tested Value 6	110	mJ
I _{AR}	Avalanche Current ①	See Fig.15,16, 12a, 12b	A
E _{AR}	Repetitive Avalanche Energy S	7	mJ
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
R _{θJC}	Junction-to-Case ®		1.66	
$R_{ ext{ heta}JA}$	Junction-to-Ambient (PCB Mount) 🗇		50	°C/W
$R_{ ext{ heta}JA}$	Junction-to-Ambient		110	

HEXFET® is a registered trademark of Infineon.

*Qualification standards can be found at www.infineon.com



Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.032		V/°C	Reference to 25°C, I_D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		8.23	9.0	mΩ	V _{GS} = 10V, I _D = 42A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	V _{DS} = V _{GS} , I _D = 250μA
gfs	Forward Trans conductance	32			S	V _{DS} = 10V, I _D = 42A ④
1	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 40V, V_{GS} = 0V$
IDSS	Drain-to-Source Leakage Current			250	μΑ	V _{DS} = 40V,V _{GS} = 0V,T _J =125°C
1	Gate-to-Source Forward Leakage			200	n A	V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-200	nA	V _{GS} = -20V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Continuous Source Current					
	Parameter	Min.	Тур.	Max.	Units	Conditions
	racteristics					
C _{oss eff.}	Effective Output Capacitance		460			V_{GS} = 0V, V_{DS} = 0V to 32V
C _{oss}	Output Capacitance		340			$V_{GS} = 0V, V_{DS} = 32V f = 1.0MHz$
C _{oss}	Output Capacitance		1100		μr	$V_{GS} = 0V, V_{DS} = 1.0V f = 1.0MHz$
C _{rss}	Reverse Transfer Capacitance		190		pF	f = 1.0MHz, See Fig.5
C _{oss}	Output Capacitance		340			V _{DS} = 25V
C _{iss}	Input Capacitance		1510			V _{GS} = 0V
L _S	Internal Source Inductance		7.5		пн	from package and center of die contact
L _D	Internal Drain Inductance		4.5		الم	Between lead, 6mm (0.25in.)
t _f	Fall Time		38			V _{GS} = 10V④
t _{d(off)}	Turn-Off Delay Time		30		115	$R_G = 15\Omega$
t _r	Rise Time		74		ns	I _D = 42A
t _{d(on)}	Turn-On Delay Time		15			$V_{DD} = 20V$
Q _{gd}	Gate-to-Drain Charge		12			V _{GS} = 10V④
Q _{gs}	Gate-to-Source Charge		9.6			V _{DS} = 32V
Q _g	Total Gate Charge		30	45		I _D = 42A

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)			42		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			310		integral reverse
V _{SD}	Diode Forward Voltage			1.3	V	T」= 25°C,I _S = 42A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time		18	27	ns	T _J = 25°C ,I _F = 42A, V _{DD} = 20V
Q _{rr}	Reverse Recovery Charge		9.2	14	nC	di/dt = 100A/µs④
t _{on}	Forward Turn-On Time	Intrinsio	turn-or	i time is	negligil	ble (turn-on is dominated by L_S+L_D)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Limited by T_{Jmax} , starting $T_J = 25^{\circ}$ C, L = 0.09mH, $R_G = 25\Omega$, $I_{AS} = 42A$, $V_{GS} = 10V$. Part not recommended for use above this value. ③ Pulse width \leq 1.0ms; duty cycle \leq 2%.
- ④ Coss eff. is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS
- © Limited by T_{Jmax}, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- (i) This value determined from sample failure population, starting $T_J = 25^{\circ}$ C, L = 0.09mH, R_G = 25 Ω , I_{AS} = 42A, V_{GS} =10V.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to 0 application note #AN-994
- 8 R_{θ} is measured at T_J approximately 90°C.






Fig. 1 Typical Output Characteristics




Fig. 2 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics






Fig. 4 Typical Forward Trans conductance Vs. Drain Current












Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage










Fig 8. Maximum Safe Operating Area












Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit








Fig 14. Threshold Voltage Vs. Temperature








Fig 15. Typical Avalanche Current Vs. Pulse width





Notes on Repetitive Avalanche Curves , Figures 15, 16:

(For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} \textbf{P}_{D (ave)} &= 1/2 \; (\; 1.3 \cdot \textbf{BV} \cdot \textbf{I}_{av}) = \Delta T / \; \textbf{Z}_{thJC} \\ \textbf{I}_{av} &= 2 \Delta T / \; \textbf{[} 1.3 \cdot \textbf{BV} \cdot \textbf{Z}_{th} \textbf{]} \\ \textbf{E}_{AS (AR)} &= \textbf{P}_{D (ave)} \cdot \textbf{t}_{av} \end{split}$$








Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs










Fig 18b. Switching Time Waveforms




D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & 63 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H. 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M	DIMENSIONS						
B	MILLIM	ETERS	INC	HES	O T		
0 L	MIN.	MAX.	MIN.	MAX.	E S		
А	2.18	2.39	.086	.094			
A1	-	0.13	-	.005			
b	0.64	0.89	.025	.035			
ь1	0.65	0.79	.025	.031	7		
b2	0.76	1.14	.030	.045			
b3	4.95	5.46	.195	.215	4		
с	0.46	0.61	.018	.024			
c1	0.41	0.56	.016	.022	7		
c2	0.46	0.89	.018	.035			
D	5.97	6.22	.235	.245	6		
D1	5.21	-	.205	-	4		
Е	6.35	6.73	.250	.265	6		
E1	4.32	-	.170	-	4		
е	2.29	BSC	.090	BSC]		
н	9.40	10.41	.370	.410			
L	1.40	1.78	.055	.070			
L1	2.74	BSC	.108	REF.			
L2	0.51	0.51 BSC		BSC			
L3	0.89	1.27	.035	.050	4		
L4	-	1.02	-	.040			
L5	1.14	1.52	.045	.060	3		
ø	0.	10 °	0.	10*			
ø1	0.	15 °	0.	15*			
ø2	25'	35*	25*	35*			

LEAD ASSIGNMENTS

<u>HEXFET</u>

1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN


IGBT & CoPAK

1.- GATE

2.- COLLECTOR 3.- EMITTER


4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))





NOTES :

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

			Automotive (per AEC-Q101)				
			is part number(s) passed Automotive qualification. Infineon's consumer qualification level is granted by extension of the higher el.				
Moisture	Sensitivity Level	D-Pak MSL1					
			Class M4 [†]				
	Machine Model	AEC-Q101-002					
		Class H1C [†]					
ESD	ESD Human Body Model		AEC-Q101-001				
			Class C5 [†]				
Charged Device Model		AEC-Q101-005					
RoHS Cor	npliant	Yes					

+ Highest passing voltage.

Revision History

Date	Comments			
11/23/2015	Updated datasheet with corporate template			
11/23/2013	Corrected ordering table on page 1.			

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

<u>WARNINGS</u>

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.